DSA00167825.pdf
-
Cypress Semiconductor
-
CY7C15632KV18
72-Mbit QDR®II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
Features
Configurations
With Read Cycle Latency of 2.5 cycles: CY7C15632KV18 4M x 18
Separate Indep
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com