DSA00164971.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY7C1326H
2-Mbit (128K x 18) Pipelined Sync SRAM
Features
· Registered inputs and outputs for pipelined operation · 128K × 18 common I/O architecture · 3.3V core power supply · 3.3
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by