DSA00164059.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY7C1411AV18 CY7C1413AV18 CY7C1415AV18
36-Mbit QDRTM-II SRAM 4-Word Burst Architecture
Features
ยท Separate Independent Read and Write data ports -- Supports concurrent transactions
-
Original
-
Unknown
-
Unknown
-
Unknown
-