DSA00162191.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY Delta39KTM ISRTM CPLD Family CPLDs at FPGA DensitiesTM Features · High density -- 30K to 350K usable gates -- 512 to 5376 macrocells -- 136 to 520 maximum I/O pins -- 12 Dedicated
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00162191.pdf preview

Download Datasheet

User Tagged Keywords