This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Designing ispLSI 6000
Devices in the
Synplicity Environment
®
®
2. c4r4pl: four counters up/down, 8/16 bits, parallel load
are configured as a 16-bit counter, default is up.
Counter sizes c