This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
PROCESS
CP709
Central
Power Transistor
TM
Semiconductor Corp.
PNP - Low Saturation Transistor Chip
PROCESS DETAILS
Process
EPITAXIAL PLANAR
Die Size
41.3 x 41.3 MILS