This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
DDR & DDR2 SDRAM Controller for MachXO2 PLD Family IP Cores User's Guide
(Piplelined Versions)
November 2010
ipug93_01.0
Table of Contents
Chapter 1. Introduction ...........................