This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY7C1381BV25
CY7C1383BV25
PRELIMINARY
512K x 36 / 1M x 18 Flow-Thru SRAM
Features
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, a
Findchips