DSA00179489.pdf

Partial File Text Scaling Challenges and Device Design Requirements for High Performance Sub-50nm Gate Length Planar CMOS Transistors T. Ghani, K. Mistry, P. Packan#, S. Thompson, M. Stettler#, S. Tyagi, M. Bohr
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA00179489.pdf preview

Download Datasheet

User Tagged Keywords

100nM 180-nm 180NM 180nm be 180NM mos 90 nm CMOS

Price & Stock Powered by