This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Errata: CS4412A Rev. A1 Silicon
(Reference CS4412A_DS786A1 Data Sheet)
The internal ramp feature must never be enabled. The RAMP pin must always be tied low.
Contacting Cirrus Logic Support
For
