This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
National Semiconductor
Application Note 1398
TK Chin
October 2005
1.0 Introduction
choice for high speed communication designs. The high
speed differential IO's are assigned to the center po