DSA00291838.pdf
by Cypress Semiconductor
-
CY7C1298H
1-Mbit (64K x 18) Pipelined DCD Sync SRAM
Functional Description[1]
Features
·... Registered inputs and outputs for pipelined operation
· Optimal for performance (Double-Cycle deselect more
-
Original
-
Unknown
-
Unknown
-
Unknown
-
