This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Datasheet
PD48576109 PD48576118
576M-BIT Low Latency DRAM Separate I/O
Description
The PD48576109 is a 67,108,864-word by 9 bit and the PD48576118 is a 33,554,432 word by 18 bit synchronous doub
