DSA2IH00104053.pdf by Not Available

Partial File Text High Speed Programmable Array Logic Features/ Benefits · Programmable flip-flops allow J-K, S-R, T or D-types for the most efficient use of product terms · 8 Input/output macrocells for flexibility
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA2IH00104053.pdf preview

Download Datasheet

User Tagged Keywords

"XOR Gate" 8 pin dip j k flipflop ic karnaugh map