DSASW00186960.pdf by Fujitsu

Partial File Text System Packet Interface Level-4P2 OIF Compliant SPI-4P2 IO macro and core logic IP for SPI-4PS and NPSI Link Device Rx-Link Tx-Link SPI-4 Core Logic (data receive) SPI-4 IO data recei
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSASW00186960.pdf preview

Download Datasheet

User Tagged Keywords

DDR PHY ASIC fujitsu lvds standard OC192 spi demux SPI-4PS