DSA00284809.pdf
by PhaseLink
-
(Preliminary)
PLL500-15/16
Low Phase Noise VCXO (1MHz to 18MHz)
PIN CONFIGURATION
FEATURES
ยท
1
VCON
2
DIVSEL^
3
GND
4
8
XOUT
7
OE^
6
VDD
5
CLK
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by