DSARS005216.pdf

Manufacturer Cypress Semiconductor
Partial File Text 380B CY7C1380B CY7C1382B 512K x 36/1M x 18 Pipelined SRAM Features isters controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data i
Datasheet Type Original

DSARS005216.pdf preview Download Datasheet