DSA2IH0097052.pdf by Not Available

Partial File Text I^IICRDN MT4C4001 J(L) 1 MEG X 4 DRAM DRAM FEATURES · 1,024-cycle refresh distributed across 16ms (MT4C4001J) or 128ms (MT4C4001J L) · Industry-standard x4 pinout, timing, functions and packag
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA2IH0097052.pdf preview

Download Datasheet

User Tagged Keywords

BBU RRH RRH cl2

Price & Stock Powered by