DSASW00106083.pdf by Altera

Partial File Text AN 606: POS-PHY Level 4 (SPI-4.2) Loopback Reference Design AN-606-1.0 © May 2010 The packet over SONET/SDH physical layer (POS-PHY) Level 4--Phase 2 (SPI-4.2) loopback reference design shows
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSASW00106083.pdf preview

Download Datasheet

User Tagged Keywords

altera SOP top marking EP3SL150F1152C2 hsmc connector sdc 606 Stratix II GX FPGA Development Board Reference Manual