DSACRA00005738.pdf by Xilinx

Partial File Text LogiCORE IP RXAUI v2.3 DS740 April 24, 2012 Product Specification Introduction The LogiCORETM IP RXAUI core is a high-performance, low pin count 10 Gb/s interface intended to allow physical separ
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSACRA00005738.pdf preview

Download Datasheet

User Tagged Keywords

"reduced xaui" dune DS740 Marvell design guide marvell ethernet PHY transceivers Marvell PHY register map Marvell PHY Xilinx virtex MDIO clause 45 specification rxaui marvell verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3 xaui marvell