DSACRA00005702.pdf by Xilinx

Partial File Text LogiCORE IP AXI Interconnect (v1.06.a) DS768 April 24, 2012 Product Specification Introduction The LogiCORETM IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSACRA00005702.pdf preview

Download Datasheet

User Tagged Keywords

AMBA AXI dma controller designer user guide AMBA AXI to APB BUS Bridge vhdl code AMBA file write AXI verilog code AXI4 lite verilog axi4-lite and apb protocol DS768

Price & Stock Powered by