This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
v3.1
54SX Family FPGAs
Le a di ng E dg e P er f or m a nc e
F ea t u r es
· 320 MHz Internal Performance
· 66 MHz PCI
· 3.7 ns Clock-to-Out (Pin-to-Pin)
· CPLD and FPGA Integration