DSAUD0081130.pdf
-
Features
· High-density, High-performance Electrically-erasable Complex
Programmable Logic Device
44-pin, 32 I/O CPLD
7.5 ns Maximum Pin-to-pin Delay
Registered Operation Up to 125 MHz
F
-
Original
-
Unknown
-
Unknown
-
Unknown
Price & Stock Powered by