This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
H M 5 2 1 6 8 0 5
S e r ie s
Preliminary
1,048,575-word x 8-bit x 2-bank Synchronous Dynamic RAM
HITACHI
All Inputs and outputs are referred to the rising edge of tbe clock input. The HM5