This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
CY2SSTU32864
PRELIMINARY
1.8V, 25-bit (1:1) or 14-bit (1:2)
JEDEC-Compliant Data Register
Features
The device monitors both DCS# and CSR# inputs and will gate
the Qn outputs from changing
