This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
K
xilinx
XC95108 In-System Programmable CPLD
Preliminary Product Specification
Ju n e 1, 1996 (V ersion 1.0)
Features
· · · · · 7.5 ns pin-to-pin logic delays on all pins fcNT to 125 MHz