DSA0064181.pdf by Analog Devices

Partial File Text a KEY FEATURES 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal--on-chip--DRAM memory 25 mm × 25 mm (576-ball) thermally enhanced ball grid array package Dual-computation blocks--each con
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA0064181.pdf preview

Download Datasheet

User Tagged Keywords

ADSP-TS201 ADSP-TS201 SDRAM TigerSHARC DSP Instruction set specification

Price & Stock Powered by