DSA0066701.pdf
- Analog Devices
- Preliminary Technical Data FEATURES Low phase noise, phase-locked loop (PLL) Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or
- Original
-
Price & Stock Powered by
Findchips
