DSAFRAZ004513.pdf
- Xilinx
- ® XC9572 In-System Programmable CPLD March, 1997 (Version 1.1) Product Specification Features Description · 7.5 ns pin-to-pin logic delays on all pins · fCNT to 125 MHz · 72 macro
- Original
-
Price & Stock Powered by
Findchips
