DSAUD001938.pdf
- Integrated Device Technology
- 32K x 32 CacheRAMTM 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect Features x x x x x x x processor interfaces. The pipelined burst architecture provides costeffective 3
- Original
-
Price & Stock Powered by
Findchips
