The Datasheet Archive
Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
Search
DSA0091100.pdf
Manufacturer
Texas Instruments
Partial File Text
GS30 0.15-µm CMOS Standard Cell/Gate Array High-Value ASIC u 0.15-µm Leff process (0.18-µm drawn) with Shallow Trench Isolation (STI) Inline bond pads Minimum height I/Os Minimum width I/O
Type
Original
ECAD Model
Part Details
Price & Stock Powered by
Findchips
DSA0091100.pdf preview
Download Datasheet
User Tagged Keywords
2 port register file
clock tree balancing
datasheet of BGA Staggered pins
LogicVision
NEC-V850
NECV850
of BGA Staggered Pins package
S8P20
serdes transceiver 1999
vhdl code for 4 channel dma controller
VHDL CODE FOR HDLC controller
vhdl code for watchdog timer of ATM