DSA00923361.pdf
- Xilinx
- 0 R XC9572 In-System Programmable CPLD 0 5 DS065 (v4.0) June 18, 2003 Product Specification Features · · · · · 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz 72 macrocell
- Original
-
Price & Stock Powered by
Findchips
