Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DSARS0014410.pdf

    • PhaseLink
    • High Speed Translator Buffer to PECL FEATURES Input clock frequency 266 MHz JEDEC standard Differential LVPECL output 70mA typical power supply current 300ps Max. Rise/Fall time
    • Original
    • Price & Stock Powered by Findchips

    DSARS0014410.pdf preview Download Datasheet

    Supplyframe Tracking Pixel