CY7C1568KV18-500BZC datasheet
-
Cypress Semiconductor
-
72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II+ CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com