DSAUTAZ002582.pdf
-
Cypress Semiconductor
-
PRELIMINARY
Delta39KTM ISRTM CPLD Family--Pin Tables
CPLDs at FPGA DensitiesTM
Table 1. Pin Definition Table[1] Pin Name CCLK Config_Done Data GCLK0-3 CCE GCTL0-3 GND IO/VREF0 IO/VREF1 IO/VREF2
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com
Findchips