0x0000020C
Abstract: 0x00000158 0x0000014C 0x00000154 0x00000210 asynchronous fifo vhdl xilinx slot machine block diagram vhdl 0x00000060 0x00000048 0x00000218
Text: FlexRay v1.1 DS544 May 17, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE FlexRay™ controller implements the FlexRay communication protocol as defined in the FlexRay Protocol Specification v2.1 Rev A. The FlexRay controller implementation supports a single communication channel. This document defines the architecture
|
Original
|
PDF
|
DS544
0x0000020C
0x00000158
0x0000014C
0x00000154
0x00000210
asynchronous fifo vhdl xilinx
slot machine block diagram vhdl
0x00000060
0x00000048
0x00000218
|
flexray PROTOCOL
Abstract: 0x0000020C slot machine block diagram vhdl 0x00000204 0x00000158 Spartan 3E VHDL code 0x00000338 0x0000014C 0x00000210
Text: - DISCONTINUED PRODUCT 0 FlexRay v1.1 DS544 May 17, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE FlexRay™ controller implements the FlexRay communication protocol as defined in the FlexRay Protocol Specification v2.1 Rev A. The FlexRay
|
Original
|
PDF
|
DS544
flexray PROTOCOL
0x0000020C
slot machine block diagram vhdl
0x00000204
0x00000158
Spartan 3E VHDL code
0x00000338
0x0000014C
0x00000210
|
TMS320C64xx
Abstract: 6713 SPRU266 SPRU401J pulse code interval encoding using c6713 pulse code interval encoding using c6713 timer 458 TIMER CIRCUIT COLLECTION B536 rld bh-16 SPRU401 TMS320C64xx cpu
Text: TMS320C6000 Chip Support Library API Reference Guide Literature Number SPRU401J August 2004 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any
|
Original
|
PDF
|
TMS320C6000
SPRU401J
Index-11
B-416
Index-12
TMS320C64xx
6713 SPRU266
SPRU401J
pulse code interval encoding using c6713
pulse code interval encoding using c6713 timer
458 TIMER CIRCUIT COLLECTION
B536
rld bh-16
SPRU401
TMS320C64xx cpu
|
AN1780
Abstract: DSP56300 DSP56301 DSP56305
Text: MOTOROLA Order by AN1780/D Motorola Order Number Rev. 0 , 11/98 Semiconductor Application Note Contents DSP563xx HI32 As A PCI Agent The Host Interface (HI32) is a fast 32-bit wide parallel host port that can directly connect to the host bus. The HI32 is a
|
Original
|
PDF
|
AN1780/D
DSP563xx
32-bit
DSP56301
DSP56305.
Office141
AN1780
DSP56300
DSP56305
|
0x00000378
Abstract: 0x0000043C
Text: - DISCONTINUED PRODUCT XPS FlexRay Controller v1.00a DS636 October 30, 2007 Product Specification Introduction LogiCORE Facts The Xilinx FlexRay LogiCORE product specification defines the architecture and features of the Xilinx FlexRay controller. This document also defines the
|
Original
|
PDF
|
DS636
128-bit
0x00000378
0x0000043C
|
DSP56300
Abstract: DSP56301 DSP56305
Text: Freescale Semiconductor, Inc. MOTOROLA Order by AN1780/D Motorola Order Number Rev. 0 , 11/98 Semiconductor Application Note Contents DSP563xx HI32 As A PCI Agent The Host Interface (HI32) is a fast 32-bit wide parallel host port that can directly connect to the host bus. The HI32 is a
|
Original
|
PDF
|
AN1780/D
DSP563xx
32-bit
DSP56301
DSP56305.
Office141
DSP56300
DSP56305
|
SPRU401C
Abstract: TMS320C64xx cpu C6000 C6201 SPRU189 SPRU190 TMS320C6000
Text: TMS320C6000 Chip Support Library API User’s Guide Literature Number SPRU401C October 2001 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at
|
Original
|
PDF
|
TMS320C6000
SPRU401C
SPRU401C
TMS320C64xx cpu
C6000
C6201
SPRU189
SPRU190
|
ESI 2150 manual
Abstract: DSP56300 DSP56301 DSP56305
Text: Freescale Semiconductor, Inc. Freescale Semiconductor Order by AN1780/D Motorola Order Number Rev. 0 , 11/98 Contents DSP563xx HI32 As A PCI Agent The Host Interface (HI32) is a fast 32-bit wide parallel host port that can directly connect to the host bus. The HI32 is a
|
Original
|
PDF
|
AN1780/D
DSP563xx
32-bit
DSP56301
DSP56305.
ESI 2150 manual
DSP56300
DSP56305
|
0x000000F9
Abstract: XAPP515 XAPP516 0xABCDEF12 0x300000FF
Text: Application Note: Embedded Processing R XAPP515 v1.0 May 19, 2006 Using Xilinx m4 Functions to Write Bus Functional Language Stimuli for CoreConnect Buses Author: Lester Sanders Summary This application note provides definitions and examples of Xilinx developed m4 functions used
|
Original
|
PDF
|
XAPP515
0x0000000F,
0xFF000000
0x00FF0000
0x0000FF00
0x000000FF
0xFFFF0000
0x0000FFFF
0x00000000
XAPP516,
0x000000F9
XAPP515
XAPP516
0xABCDEF12
0x300000FF
|