FS1024
Abstract: R3216 ADAU1361 MX-5G 2S1624 SSM2306 0x402B 55R2 0x401a 0x4019
Text: 集成PLL的立体声低功耗、 96 kHz、24位音频编解码器 ADAU1361 特性 概述 24位立体声音频ADC和DAC：SNR大于98 dB 采样速率范围：8 kHz至96 kHz 低功耗：7 mW录音，7 mW回放，48 kHz和1.8 V条件下 6个模拟输入引脚，可配置为单端或差分输入
|
Original
|
PDF
|
kHz24
ADAU1361
24ADCDACSNR98
kHz96
MHz27
ADCADAU1361
ADAU1361(
MHz27
FS1024
R3216
ADAU1361
MX-5G
2S1624
SSM2306
0x402B
55R2
0x401a
0x4019
|
AD1940
Abstract: MO-220-VHHD-2 LR0110
Text: Low Noise Stereo Codec with Enhanced Recording and Playback Processing ADAU1381 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC 400 mW speaker amplifier into 8 Ω load Built-in sound engine for audio processing Wind noise detection and autofiltering
|
Original
|
PDF
|
ADAU1381
24-bit
32-Lead
30-Ball
CP-32-4
CB-30-2
AD1940
MO-220-VHHD-2
LR0110
|
Amplification* 3646
Abstract: ADAU1361 SSM2306
Text: Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1361 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC: >98 dB SNR Sampling rates from 8 kHz to 96 kHz Low power: 7 mW record, 7 mW playback, 48 kHz at 1.8 V 6 analog input pins, configurable for single-ended or
|
Original
|
PDF
|
24-Bit
ADAU1361
24-bit
CP-32-4)
ADAU1361BCPZ
ADAU1361BCPZ-R7
ADAU1361BCPZ-RL
EVAL-ADAU1361Z
32-Lead
Amplification* 3646
ADAU1361
SSM2306
|
AD1940
Abstract: MO-220-VHHD-2 D0831
Text: Low Noise Stereo Codec with Enhanced Recording and Playback Processing ADAU1381 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC 400 mW speaker amplifier into 8 Ω load Built-in sound engine for audio processing Wind noise detection and autofiltering
|
Original
|
PDF
|
ADAU1381
24-bit
30-Ball
CP-32-4
CB-30-2
82808-A
AD1940
MO-220-VHHD-2
D0831
|
S1V30345
Abstract: S1V3034x S1V30340 0x80E0
Text: S1V3034x Series Message Protocol Specification Rev.1.00 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko
|
Original
|
PDF
|
S1V3034x
S1V30345
S1V30340
0x80E0
|
Untitled
Abstract: No abstract text available
Text: CMOS 32-BIT SINGLE CHIP MICROCOMPUTER S1C33301 Technical Manual NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any
|
Original
|
PDF
|
32-BIT
S1C33301
E-08190
|
d4498
Abstract: 0x052B CCIR656 S5D2536A TX01 video scaler lcd monitor "DUAL LVDS" lvds display Samsung 0x043e osd font
Text: S5D2536A Data Sheet Revision 1.0 Table of Contents 1 General 1.1 Overview .5
|
Original
|
PDF
|
S5D2536A
S5D2536A
128-pin
128-QFPH
d4498
0x052B
CCIR656
TX01
video scaler lcd monitor
"DUAL LVDS"
lvds display Samsung
0x043e
osd font
|
HT 12D DATASHEET
Abstract: ADAU1361 voice chip recor SSM2306 ALC 665 26625
Text: Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1361 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC: >98 dB SNR Sampling rates from 8 kHz to 96 kHz Low power: 5 mW record, 5 mW playback, 48 kHz at 1.8 V 6 analog input pins, configurable for single-ended or
|
Original
|
PDF
|
24-Bit
ADAU1361
24-bit
ADAU1361BCPZ
ADAU1361BCPZ-R71
ADAU1361BCPZ-RL1
EVAL-ADAU1361Z1
32-Lead
HT 12D DATASHEET
ADAU1361
voice chip recor
SSM2306
ALC 665
26625
|
Untitled
Abstract: No abstract text available
Text: Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1961 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC: >98 dB SNR Sampling rates from 8 kHz to 96 kHz Low power: 17 mW record, 18 mW playback, 48 kHz 6 analog input pins, configurable for single-ended or
|
Original
|
PDF
|
24-Bit
ADAU1961
24-bit
D08915-0-10/10
|
Untitled
Abstract: No abstract text available
Text: Low Noise Stereo Codec with SigmaDSP Processing Core ADAU1781 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC 400 mW speaker amplifier into 8 Ω load Programmable SigmaDSP audio processing core Wind noise detection and filtering Enhanced stereo capture (ESC)
|
Original
|
PDF
|
ADAU1781
24-bit
32-Lead
CP-32-4
D08314-0-1/11
|
ADAU1781
Abstract: MO-220-VHHD-2
Text: Low Noise Stereo Codec with SigmaDSP Processing Core ADAU1781 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC 400 mW speaker amplifier into 8 Ω load Programmable SigmaDSP audio processing core Wind noise detection and filtering Enhanced stereo capture (ESC)
|
Original
|
PDF
|
ADAU1781
24-bit
32-Lead
CP-32-4
D08314-0-1/11
ADAU1781
MO-220-VHHD-2
|
BT601
Abstract: BT656 ITU656 S5D4100X V601 80-TQFP-1212 ci573
Text: S5D4100X Data Sheet Revision 0.1 RECORD OF REVISIONS Rev. No Date 0.0 2004/12 0.1 2005/3 Page Description of Change First Release 12 ~ 14 12 Output drive current and Pull Up/Down Pad descriptions Revision Point: PCKO output drive Current change 20mA → 4mA
|
Original
|
PDF
|
S5D4100X
88-FBGA-0707
80-TQFP-1212
BT601
BT656
ITU656
S5D4100X
V601
80-TQFP-1212
ci573
|
rca thyristor manual
Abstract: S1C33L01 a12b 014-698
Text: CMOS 32-BIT SINGLE CHIP MICROCOMPUTER S1C33301 Technical Manual NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any
|
Original
|
PDF
|
32-BIT
S1C33301
E-08190
rca thyristor manual
S1C33L01
a12b
014-698
|
ADAU1761
Abstract: SSM2306 EVAL-ADAU1761Z op amp 709 417 TRANSISTOR
Text: SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1761 FEATURES GENERAL DESCRIPTION SigmaDSP 28-/56-bit, 50 MIPS digital audio processor Fully programmable with SigmaStudio graphical tool 24-bit stereo audio ADC and DAC: >98 dB SNR
|
Original
|
PDF
|
24-Bit
ADAU1761
28-/56-bit,
CP-32-4)
ADAU1761BCPZ
ADAU1761BCPZ-R7
ADAU1761BCPZ-RL
EVAL-ADAU1761Z
32-Lead
ADAU1761
SSM2306
EVAL-ADAU1761Z
op amp 709
417 TRANSISTOR
|
|
|
IC No. TC810
Abstract: IC No. TC810 Circuit Diagram A18E CR1A15 TC65 module tc87 8255A ic details CFP70 ic 8255A murata 455KHz ceramic filter
Text: MF1454-01 CMOS 32-BIT SINGLE CHIP MICROCOMPUTER S1C33T01 Technical Manual S1C33T01 PRODUCT PART S1C33T01 FUNCTION PART NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
|
Original
|
PDF
|
MF1454-01
32-BIT
S1C33T01
S1C33T01
F-91976
E-08190
IC No. TC810
IC No. TC810 Circuit Diagram
A18E
CR1A15
TC65 module
tc87
8255A ic details
CFP70
ic 8255A
murata 455KHz ceramic filter
|
S1V30120
Abstract: AN 5522 circuit diagram of speech to text IS2116 0x8104 0x4053 58310
Text: S1V30120 Message Protocol Specification Rev.1.17 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko
|
Original
|
PDF
|
S1V30120
any86-2-8786-6688
S1V30120
AN 5522
circuit diagram of speech to text
IS2116
0x8104
0x4053
58310
|
S1V3S344
Abstract: No abstract text available
Text: S1V3034x Series Message Protocol Specification S1V3034x S1V3S344 S1V3G340 Rev. 1.23 NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
|
Original
|
PDF
|
S1V3034x
S1V3034x
S1V3S344
S1V3G340
S1V3S344
|
RGMII constraints
Abstract: TEMAC free source code for cdma transceiver using vhdl 7206 cisco power requirement 7206 cisco GMII VLAN Tag RGMII RGMII phy DS537 LocalLink
Text: XPS LL TEMAC v2.03a DS537 December 2, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the XPS_LL_TEMAC soft Ethernet core. This core provides a control interface to internal registers via a 32-bit Processor Local Bus (PLB) Version 4.6 as described in the
|
Original
|
PDF
|
DS537
32-bit
128-Bit
RGMII constraints
TEMAC
free source code for cdma transceiver using vhdl
7206 cisco power requirement
7206 cisco
GMII VLAN Tag
RGMII
RGMII phy
LocalLink
|
TAG 8426
Abstract: tag 8606 cisco 2821 RGMII phy RGMII constraints structure of GMII packet with VLAN Tag LocalLink sgmii soft temac constraints for virtex4 tc 3086
Text: XPS LL TEMAC v2.02a DS537 June 24, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the XPS_LL_TEMAC soft Ethernet core. This core provides a control interface to internal registers via a 32-bit
|
Original
|
PDF
|
DS537
32-bit
128-Bit
TAG 8426
tag 8606
cisco 2821
RGMII phy
RGMII constraints
structure of GMII packet with VLAN Tag
LocalLink
sgmii
soft temac constraints for virtex4
tc 3086
|
Amplification* 3646
Abstract: Table-71 ADAU1961 SSM2306 ADAU1961WBCPZ
Text: Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1961 FEATURES GENERAL DESCRIPTION 24-bit stereo audio ADC and DAC: >98 dB SNR Sampling rates from 8 kHz to 96 kHz Low power: 17 mW record, 18 mW playback, 48 kHz 6 analog input pins, configurable for single-ended or
|
Original
|
PDF
|
24-Bit
ADAU1961
24-bit
D08915-0-10/10
Amplification* 3646
Table-71
ADAU1961
SSM2306
ADAU1961WBCPZ
|
adau1761
Abstract: 0x4031 32-lead LFCSP_VQ 24khz low pass filter
Text: SigmaDSP Stereo, Low Power, Audio Codec, 96 kHz, 24-Bit, Integrated PLL ADAU1761 Preliminary Technical Data FEATURES GENERAL DESCRIPTION 28-/56-bit 50 MIPS digital audio processor Fully programmable with SigmaStudio graphical tool 24-bit stereo audio ADC and DAC: 100 dB SNR
|
Original
|
PDF
|
24-Bit,
ADAU1761
ADAU1761
CP-32-1)
ADAU1761BCPZ1
ADAU1761BCPZ-R71
ADAU1761BCPZ-RL1
EVAL-ADAU1761Z1
32-Lead,
0x4031
32-lead LFCSP_VQ
24khz low pass filter
|
power distribution projects
Abstract: adau1761 EVAL-ADAU1761Z surround speaker circuit diagram
Text: SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1761 FEATURES GENERAL DESCRIPTION SigmaDSP 28-/56-bit, 50 MIPS digital audio processor Fully programmable with SigmaStudio graphical tool 24-bit stereo audio ADC and DAC: >98 dB SNR
|
Original
|
PDF
|
24-Bit
ADAU1761
28-/56-bit,
32-Lead
00608-A
CP-32-4
power distribution projects
adau1761
EVAL-ADAU1761Z
surround speaker circuit diagram
|
W5200
Abstract: No abstract text available
Text: iEthernet W5200 iEthernet W5200 Datasheet Version 1.2.8 http://www.wiznet.co.kr Copyright 2012 WIZnet Co., Inc. All rights reserved. 1 iEthernet W5200 W5200 The W5200 chip is a Hardwired TCP/IP embedded Ethernet controller that enables easier internet connection for embedded systems using SPI Serial Peripheral Interface . W5200 suits best for
|
Original
|
PDF
|
W5200
W5200
80MHz
|
adau1761
Abstract: No abstract text available
Text: SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL ADAU1761 FEATURES GENERAL DESCRIPTION SigmaDSP 28-/56-bit 50 MIPS digital audio processor Fully programmable with SigmaStudio graphical tool 24-bit stereo audio ADC and DAC: >98 dB SNR
|
Original
|
PDF
|
24-Bit
ADAU1761
28-/56-bit
32-Lead
00608-A
CP-32-4
adau1761
|