16-LINE TO 4-LINE PRIORITY ENCODERS
Abstract: No abstract text available
Text: IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold
|
Original
|
SDYA010
SDYA012
SZZU001B,
SDYU001N,
SCET004,
SCAU001A,
20000914/09072000/TXII/09072000/sn54ls148
16-LINE TO 4-LINE PRIORITY ENCODERS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps
|
Original
|
CDC319
10-LINE
SCAS590
1-to-10
MIL-STD-883,
28-Pin
scas590
CDC319DBR
CDC319IBIS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC2351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442C – FEBRUARY 1994 – REVISED SEPTEMBER 2000 D D D D D D D D D D DB OR DW PACKAGE TOP VIEW Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications Operates at 3.3-V VCC
|
Original
|
CDC2351
10-LINE
SCAS442C
|
PDF
|
CD74HC147M
Abstract: CD74HC147M96 CD74HC147MT CD74HC147E SCHS149F
Text: CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F High-Speed CMOS Logic 10- to 4-Line Priority Encoder September 1997 - Revised November 2003 [ /Title CD74 HC147 , CD74 HCT14 7 /Subject (High Speed CMOS Logic 10-to-4
|
Original
|
CD54HC147,
CD74HC147,
CD74HCT147
SCHS149F
10-line
HC147
HCT14
10-to-4
CD74HC147M
CD74HC147M96
CD74HC147MT
CD74HC147E
SCHS149F
|
PDF
|
CD74HC147MT
Abstract: CD74HC147M96 CD74HC147 CD54HC147 CD54HC147F3A CD74HC147E CD74HC147M CD74HCT147 HCT14
Text: CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F High-Speed CMOS Logic 10- to 4-Line Priority Encoder September 1997 - Revised November 2003 [ /Title CD74 HC147 , CD74 HCT14 7 /Subject (High Speed CMOS Logic 10-to-4
|
Original
|
CD54HC147,
CD74HC147,
CD74HCT147
SCHS149F
HC147
HCT14
10-to-4
CD74HC147MT
CD74HC147M96
CD74HC147
CD54HC147
CD54HC147F3A
CD74HC147E
CD74HC147M
CD74HCT147
HCT14
|
PDF
|
Applications of priority encoder 74147
Abstract: 16 line to 4 line priority encoder BCD priority encoder ttl 74147 4 line to 2 line priority encoder 16 to 4 priority encoder 74147 Texas Instruments TTL data book
Text: Data sheet acquired from Harris Semiconductor SCHS102A – Revised March 2002 The CD40147B CMOS encoder features priority encoding of the inputs to ensure that only the highest-order data line is encoded. Ten data input lines 0-9 are encoded to four-line
|
Original
|
SCHS102A
CD40147B
TTL54/74147
16-lead
CD40147BNSR
CD40147BPW
Applications of priority encoder 74147
16 line to 4 line priority encoder
BCD priority encoder
ttl 74147
4 line to 2 line priority encoder
16 to 4 priority encoder 74147
Texas Instruments TTL data book
|
PDF
|
CD74HC147
Abstract: CD54HC147 CD54HC147F3A CD74HC147E CD74HC147M CD74HC147M96 CD74HCT147 HCT14 hc147
Text: CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149D High-Speed CMOS Logic 10- to 4-Line Priority Encoder September 1997 - Revised May 2003 [ /Title CD74 HC147 , CD74 HCT14 7 /Subject (High Speed CMOS Logic 10-to-4 Line
|
Original
|
CD54HC147,
CD74HC147,
CD74HCT147
SCHS149D
HC147
HCT14
10-to-4
HC147
CD74HC147
CD54HC147
CD54HC147F3A
CD74HC147E
CD74HC147M
CD74HC147M96
CD74HCT147
HCT14
|
PDF
|
74LS42
Abstract: 10-LINE SN74LS42 Decoders SN5442A SN54LS42 SN7442A
Text: SN5442A, SN54LS42, SN7442A, SN74LS42 4-LINE BCD TO 10-LINE DECIMAL DECODERS SDLS109 – MARCH 1974 – REVISED MARCH 1988 Copyright 1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments
|
Original
|
SN5442A,
SN54LS42,
SN7442A,
SN74LS42
10-LINE
SDLS109
74LS42
SN74LS42
Decoders
SN5442A
SN54LS42
SN7442A
|
PDF
|
74LS147
Abstract: 74ls147 pin diagram FUNCTIONAL APPLICATION OF 74LS148 74ls148 74LS147 equivalent motorola 74ls147 74ls748 SN54/74LS147 FAST AND LS TTL ls74
Text: SN54/74LS147 SN54/74LS148 SN54/74LS748 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54 / 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are
|
Original
|
SN54/74LS147
SN54/74LS148
SN54/74LS748
10-LINE-TO-4-LINE
74LS147
74LS148
LS147
LS148
74ls147 pin diagram
FUNCTIONAL APPLICATION OF 74LS148
74LS147 equivalent
motorola 74ls147
74ls748
SN54/74LS147
FAST AND LS TTL
ls74
|
PDF
|
CDC319
Abstract: CDC319DB CDC319DBG4 CDC319DBR CDC319DBRG4 MO-150
Text: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590A – DECEMBER 1997 – REVISED OCTOBER 2001 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
CDC319
10-LINE
SCAS590A
1-to-10
MIL-STD-883,
28-Pin
CDC319
CDC319DB
CDC319DBG4
CDC319DBR
CDC319DBRG4
MO-150
|
PDF
|
soh dl6
Abstract: COM4201 1135 H8/325 HD66717 HD66724 HD66725 HD66727 HD66729 transistor 467 sgs
Text: HD66729 HD66729 Low-power 105 x 68-dot Graphics LCD Controller/Driver Preliminary Rev 0.4 January 23, 1999 Description The HD66729, 105-by-68 dot-matrix graphics LCD controller and driver LSI, displays graphics. It can be configured to drive a dot-matrix liquid-crystal display under the control of a microprocessor connected via
|
Original
|
HD66729
68-dot
HD66729,
105-by-68
HD66729
soh dl6
COM4201
1135
H8/325
HD66717
HD66724
HD66725
HD66727
transistor 467 sgs
|
PDF
|
CB4CLE
Abstract: cb4re CB8CLED cb8cle CB4CLED X74-160 x4202 CB16CE sr4cled 2 bit magnitude comparator using 2 xor gates
Text: ON LIN E R LIBRARIES G UI DE T ABL E OF CONT ENT S INDEX GO T O OT HER BOOKS 0 4 0 1410 Copyright 1993-1995 Xilinx Inc. All Rights Reserved. Contents Chapter 1 Xilinx Unified Libraries Overview .
|
Original
|
|
PDF
|
LC1 D12 wiring diagram
Abstract: vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE
Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)
|
Original
|
DECODE64)
NOR16)
ROM32X1)
XC2064,
XC3090,
XC4005,
XC5210,
XC-DS501
X7706
XC5200
LC1 D12 wiring diagram
vhdl code for 8 bit ODD parity generator
74139 Dual 2 to 4 line decoder
TTL XOR2
tig ac inverter circuit
cd4rle
LC1 D12 P7
CB4CLED
sr4cled
CB16CE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Ordering number:ENN4359A CMOS IC LC74721, LC74721M On-screen Video Display Controllers for NTSC or PAL-M Overview Package Dimensions The LC74721 and LC74721M are CMOS, video display controllers for superimposing text and low-level graphics onto an NTSC or PAL-M compatible television receiver.
|
Original
|
ENN4359A
LC74721,
LC74721M
LC74721
LC74721M
24-character
10-line
|
PDF
|
|
AK4705
Abstract: AK4112BVF 74LS07 VM700T AKD4705-A VVD2 AK4112B AKD4705-A-48LQFP MCK02 AK4112
Text: ASAHI KASEI [AKD4705-A] AKD4705-A AK4705 Evaluation Board Rev.0 GENERAL DESCRIPTION AKD4705-A is an evaluation board for quickly evaluating the AK4705, 2ch DAC with AV SCART switch. Evaluation requires audio/video analog analyzers/generators, a digital audio signal source, and a power
|
Original
|
AKD4705-A]
AKD4705-A
AK4705
AKD4705-A
AK4705,
AK4112B
AK4112BVF
74LS07
VM700T
VVD2
AK4112B
AKD4705-A-48LQFP
MCK02
AK4112
|
PDF
|
AK4114
Abstract: AK4645 AK7830 AKD4645-B JP13 JP16
Text: ASAHI KASEI [AKD4645-B] AKD4645-B AK4645 Evaluation board Rev.0 GENERAL DESCRIPTION AKD4645-B is an evaluation board for the AK4645, Stereo CODEC with built-in MIC/HP amplifier. The AKD4645-B can evaluate A/D converter and D/A converter separately in addition to loop-back mode A/D
|
Original
|
AKD4645-B]
AKD4645-B
AK4645
AKD4645-B
AK4645,
AK4645
10pin
AK4114
AK7830
JP13
JP16
|
PDF
|
74HC14
Abstract: 74HC4040 AK4103 AK5366 AKD5366 HSU119
Text: ASAHI KASEI [AKD5366] AKD5366 Evaluation board Rev.A for AK5366 GENERAL DESCRIPTION AKD5366 is an evaluation board for the digital audio 24bit 48kHz A/D converter, AK5366. The AKD5366 includes the input circuit and also has a digital interface transmitter. Further, the AKD5366 can achieve
|
Original
|
AKD5366]
AKD5366
AK5366
AKD5366
24bit
48kHz
AK5366.
74HC14
74HC4040
AK4103
AK5366
HSU119
|
PDF
|
M35051-XXXSP
Abstract: M35015-XXXSP 44P6N 32P4B M35015 M35012
Text: • O S D CONTROLLER Synchronous signal generation MICRO COMPUTERS Displayed characters NTSC/PAL/MPAL 24columnsX 10lines Built-in VCO, NTSC/PAL/MPAL 24columnsX 12lines Built-in VCO RGB only Type No. 64 M350I4-XXXSP M35013-XXXSP 256 M35012-XXXSP 512 M35015-XXXSP
|
OCR Scan
|
24columnsX
10lines
M350I4-XXXSP
M35013-XXXSP
M35012-XXXSP
M35015-XXXSP
M35Q40-XXXFP
M35041-XXXFP
M35051-XXXSP
M35017-XXXSP
44P6N
32P4B
M35015
M35012
|
PDF
|
hc251
Abstract: dual schmitt-trigger inverters
Text: Contents HC/HCT Gates/MSI/Octals ’HCOO ’HCTOO ’HC02 'HCT02 ’HC03 ’HC04 ’HCU04 'HCT04 'HC05 'HC08 'HCT08 'HC10 ’HC11 ’HC14 ’HCT14 'HC20 'HC21 'HC27 ’HC32 ’HCT32 ’HC42 ’HC74 ’HCT74 'HC86 'HC112 'HC125 'HCT125 'HC126 ’HC132 ’HC138
|
OCR Scan
|
HCT02
HCU04
HCT04
HCT08
HCT14
HCT32
HCT74
HC112
HC125
HCT125
hc251
dual schmitt-trigger inverters
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SC AS339-FEBRU ARY 1994-R E V IS E D MARCH 1994 DB OR DW PACKAGE TOP VIEW Low Output Skew, Low Pulse Skew for Clock-Distributlon and Clock-Generation Applications Operates at 3.3 Vcc LVTTL-Compatlble Inputs and Outputs
|
OCR Scan
|
CDC351
10-LINE
AS339-FEBRU
1994-R
-32-mA
32-mA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: i n t e T 8276H SMALL SYSTEM CRT CONTROLLER Programmable Screen and Character Format Dual Row Buffers Single + 5V Supply 6 Independent Visual Field Attributes 40-Pin Package Cursor Control 4 Types 3 MHz Clock with 8276-2 MCS-51 , MCS-85®, iAPX 86, and iAPX
|
OCR Scan
|
8276H
40-Pin
MCS-51Â
MCS-85Â
8276H
|
PDF
|
WD8276
Abstract: 8255A ic details ic 8255A matrix keyboard using 8255A WD8276-00
Text: WESTERN DiC/TAL C O R P O R A T I O N WD8276 Small System CRT Controller lc • PROGRAM M ABLE S C R EEN AND CH A R A CTER FORMAT • 6 IN DEPEN DEN T VISUAL FIELD ATTRIBUTES • 11 VISUAL C H A R A C TER ATTRIBUTES GRAPHIC CAPABILITY • CURSOR CO N TR O L (4 TYPES)
|
OCR Scan
|
WD8276
40-PIN
WD8276-00)
WD8276-02)
8255A ic details
ic 8255A
matrix keyboard using 8255A
WD8276-00
|
PDF
|
LS42
Abstract: SN5442A SN54LS42 SN7442A SN7444A SN74LS42 4-LINE TO 10-LINE DECODERS with clock
Text: TYPES SN5442A THRU SN5444A, SN54L42 THRU SN54L44, SN54LS42, SN7442A THRU SN7444A, SN74LS42 4-LINE TO 10-LINE DECODERS 1 -OF-10 M ARCH 1974 - REVISED APRIL 1 9 8 5 '42 A , L42, 'LS42 . . . BCD-TO-DECIMAL '4 3 A , 'L43 . . . EXCESS-3-TO-DECIMAL '44 A , L44 . . . GRAY-TO-DECIMAL
|
OCR Scan
|
SN5442A
SN5444A,
SN54L42
SN54L44,
SN54LS42,
SN7442A
SN7444A,
SN74LS42
10-LINE
-OF-10)
LS42
SN54LS42
SN7444A
4-LINE TO 10-LINE DECODERS with clock
|
PDF
|
CD4014
Abstract: No abstract text available
Text: Tex a s In s t r u m e n t s C D 4 0 1 4 7 B T y p e s Data sheet acquired from Harris Sem iconductor S C H S102 10-Line to 4-Line BCD Priority Encoder High-Voltage Types {20-Volt Rating • CD40147B CMOS encoder fea tures priority encoding of the inputs to ensure
|
OCR Scan
|
10-Line
20-Volt
CD40147B
16lead
CD4014
|
PDF
|