cypress flash 370
Abstract: logic block diagram of cypress flash 370 device 22v10 CY7C375 FLASH370 o112i cypress flash 370 CPLD cypress flash 370 device technology
Text: fax id: 6130 For new designs see CY7C375i CY7C375 UltraLogic 128-Macrocell Flash CPLD Features Functional Description • 28 macrocells in eight logic blocks • 28 I/O pins • 6 dedicated inputs including 4 clock pins • Bus Hold capabilities on all I/Os and dedicated inputs
|
Original
|
CY7C375i
CY7C375
128-Macrocell
CY7C375
LASH370TM
FLASH370
22V10
I/O112-I/O127
cypress flash 370
logic block diagram of cypress flash 370 device
o112i
cypress flash 370 CPLD
cypress flash 370 device technology
|
PDF
|
4032V
Abstract: DS1017 LC4032V-10TN48I 4512c application LC4256V-75TN176C marking 17Z 4000B AEC-Q100 DS1020 22z2
Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs Coolest Power May 2009 C Features Data Sheet DS1020 TM • Broad Device Offering • Multiple temperature range support – Commercial: 0 to 90°C junction Tj
|
Original
|
000V/B/C/Z
DS1020
AEC-Q100
000V/Z
400MHz
nonAEC-Q100
256-ftBGA
4A-07.
4000Z
000V/B/C
4032V
DS1017
LC4032V-10TN48I
4512c application
LC4256V-75TN176C
marking 17Z
4000B
DS1020
22z2
|
PDF
|
XAPP393
Abstract: DS090 VQ100 XC2C128 XC2C256 XC2C32 XC2C384 XC2C64 interfacing 8051 XC9500 cpld pins table
Text: R CoolRunner-II CPLD Family DS090 v1.7 October 2, 2003 Preliminary Product Specification Features • • • • Optimized for 1.8V systems - Industry’s fastest low power CPLD - Static Icc of less than 100 microamps at all times - Densities from 32 to 512 macrocells
|
Original
|
DS090
IEEE1149
f/wp170
XAPP393
DS090
VQ100
XC2C128
XC2C256
XC2C32
XC2C384
XC2C64
interfacing 8051 XC9500
cpld pins table
|
PDF
|
COOLRUNNER-II examples
Abstract: XA CoolRunner-II XAPP393 VQG44 CoolRunner-II CPLD AEC-Q100 TS16949 XA2C128 XA2C256 XA2C32A
Text: CoolRunner-II CPLD XA Product Family R DS315-1 v1.0 October 18, 2004 Advance Product Specification Features • • • • • AEC-Q100 device qualification and full PPAP support available in both extended temperature Q-grade and I-grade. Optimized for 1.8V systems
|
Original
|
DS315-1
AEC-Q100
IEEE1149
com/bvdocs/publications/ds095
XC2C384
com/bvdocs/publications/ds096
XC2C512
com/bvdocs/whitepapers/wp165
com/bvdocs/whitepapers/wp170
COOLRUNNER-II examples
XA CoolRunner-II
XAPP393
VQG44
CoolRunner-II CPLD
TS16949
XA2C128
XA2C256
XA2C32A
|
PDF
|
jtag 14
Abstract: XC9500XL
Text: by Dave Chiang, Manager, CPLD Technical Marketing, david.chiang@ xilinx.com Choosing A 3.3V CPLD? ARM Yourself
Leading digital system manufacturers are rapidly adopting 3.3V components for higher performance, lower costs, lower power, and higher system reliability. With many new 3.3V
|
Original
|
256-macrocell
XC9500
XC95144
XC95288
128-macrocell
256-macrocell
XC95288
jtag 14
XC9500XL
|
PDF
|
XC9500XL
Abstract: XC95144 XC95288 XC9500 XC95288 Family
Text: The FastFLASH XC9500XL Advantage .you can rest The XC9500XL 3.3V CPLD family uniquely excels in all three ARM criteria, and offers the highest level of programming reliability in a JTAGcompatible, in-system programmable family. The XC9500XL family features:
|
Original
|
XC9500XL
54-input
256-macrocell
XC9500
XC95144
XC95288
128-macrocell
XC95288 Family
|
PDF
|
smd transistor w16
Abstract: transistor smd w16 PALC22V10B-15DMB 256K x 8 SRAM CY7C128A SRAM PALC22V10B-20DMB Mil JAN jm38510 Cross Reference smd cross reference smd w20 CY7C245-45WMB 455b
Text: SMD Cross Reference Listed below are the SMDs for which Cypress is an approved source of supply. Please contact your local Cypress representative or see the Cypress website www.cypress.com for the latest SMD update. All part numbers that have an X in the PPL (Preferred
|
Original
|
CY6116A-35DMB
CY6116A-35LMB
840ER
Pre-1985
smd transistor w16
transistor smd w16
PALC22V10B-15DMB
256K x 8 SRAM CY7C128A SRAM
PALC22V10B-20DMB
Mil JAN jm38510 Cross Reference
smd cross reference
smd w20
CY7C245-45WMB
455b
|
PDF
|
Ultra37128
Abstract: 37128VP100
Text: fax id: 6147 PRELIMINARY Ultra37128V UltraLogic 3.3V 128-Macrocell ISR™ CPLD Features • High speed — fMAX = 125 MHz • 128 macrocells in eight logic blocks • 3.3V In-System Reprogrammable ISR™ — JTAG-compliant on-board programming — tPD = 10 ns
|
Original
|
Ultra37128V
128-Macrocell
Ultra37128
37128VP100
|
PDF
|
LVCMOS15
Abstract: LVCMOS25 LVCMOS33 XAPP399 XAPP427 XC2C128 Xilinx XC2C128-7VQ100C
Text: R DS093 v2.9 June 28, 2005 XC2C128 CoolRunner-II CPLD Product Specification Features Description • The CoolRunner-II 128-macrocell device is designed for both high performance and low power applications. This lends power savings to high-end communication equipment
|
Original
|
DS093
XC2C128
128-macrocell
LVCMOS15
LVCMOS25
LVCMOS33
XAPP399
XAPP427
Xilinx XC2C128-7VQ100C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ispMACH 4000V/B/C/Z Family 3.3V/2.5V/1.8V In-System Programmable SuperFAST TM High Density PLDs November 2013 Data Sheet DS1020 Broad Device Offering Features • Multiple temperature range support – Commercial: 0 to 90°C junction Tj – Industrial: -40 to 105°C junction (Tj)
|
Original
|
000V/B/C/Z
DS1020
AEC-Q100
000V/Z
400MHz
nonAEC-Q100
256-ftBGA
4A-07.
4000Z
000V/B/C
|
PDF
|
cy37128
Abstract: CY37128P160-125AC CY37128V CY7C375 CY37128P84-125JI cy3700
Text: = m m m !Æ '^ r ^ r : c Q CY3 7 1 2 8 PR £um A ^Y UltraLogic 128-Macrocell ISR™ CPLD — tco = 4.0 ns Features • • • • • • • • • • • 128 macrocells in eight logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming
|
OCR Scan
|
CY37128
128-Macrocell
cy37128
CY37128P160-125AC
CY37128V
CY7C375
CY37128P84-125JI
cy3700
|
PDF
|
84 PIN CERAMIC QUAD FLAT PACK
Abstract: 2600 corning cypress flash 370 7C374-100 7C374-66 7C374L-66 CY7C373 CY7C374 FLASH370 CY7C374-83GC
Text: fax id: 6129 —— — - = : ! W Æ j r I 1 CY7C374 17 Q Q IT C O O UltraLogic 128-Macrocell Flash CPLD Features The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource— the Programmable Interconnect Matrix PIM . The PIM brings flex
|
OCR Scan
|
CY7C374
128-Macrocell
84-pin
100-pin
CY7C373
CY7C374
ASH370t
FLASH370
84 PIN CERAMIC QUAD FLAT PACK
2600 corning
cypress flash 370
7C374-100
7C374-66
7C374L-66
CY7C374-83GC
|
PDF
|
31-oq
Abstract: 7C342-25 CY7C342-35HMB 7C342-35 CY7C342 CY7C342B OQ11
Text: CY7C342 CY7C342B rif CYPRESS 128-Macrocell M AX EPLD Features Functional Description • 128 macrocells in 8 LABs • 8 dedicated inputs, 52 bidirectional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C342
|
OCR Scan
|
CY7C342
CY7C342B
128-Macrocell
CY7C342)
65-micron
CY7C342B)
68-pin
CY7C342/CY7C342B
CY7C342/
CY7C342B
31-oq
7C342-25
CY7C342-35HMB
7C342-35
OQ11
|
PDF
|
EPLD 5128
Abstract: EPM5128-1 K942
Text: EPM5128 EPLD Features □ □ □ □ □ H igh-density, 128-macrocell, general-purpose MAX 5000 EPLD High-speed multi-LAB architecture t PD as fast as 25 ns Counter frequencies up to 50 MHz Pipelined data rates up to 62.5 MHz 256 shareable expander product terms "expanders" allowing over
|
OCR Scan
|
EPM5128
128-macrocell,
68-pin
ALTED001
EPLD 5128
EPM5128-1
K942
|
PDF
|
|
K12J
Abstract: 100-PIN CY7C346 CY7C346B f 7400
Text: CY7C346 CY7C346B 5T CYPRESS 128-Macrocell MAX EPLDs Features Functional Description • 128 macrocells in 8 LABs • 20 dedicated inputs, up to 64 bidirec tional I/O pins • Programmable interconnect array • 0.8-micron double-metal CMOS EPROM technology CY7C346
|
OCR Scan
|
CY7C346
CY7C346B
CY7C346)
65-micron
CY7C346B)
84-pin
100-pin
128-Macrocell
CY7C346/CY7C346B
CY7C346/
K12J
CY7C346B
f 7400
|
PDF
|
Untitled
Abstract: No abstract text available
Text: fax id: 6140 ^CYPRESS CY7C375Î UltraLogic 128-Macrocell Flash CPLD Features • • • • Functional Description 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogram mable ISR™ Flash technology
|
OCR Scan
|
CY7C375Ã
128-Macrocell
CY7C375i
FLASH370iâ
FLASH370i
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UltraLogic 128-Macrocell Flash CPLD is designed to bring th e ease o f use and high perform ance o f th e 22V10 to highdensity CPLDs. Features • 128 macrocells in eight logic blocks • 64 I/O pins T he 128 m acrocells in th e CY7C374 are di vided betw een eight logic blocks. Each
|
OCR Scan
|
128-Macrocell
22V10
CY7C374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY C Y 7C 374i UltraLogic 128-Macrocell Flash CPLD Features • • • • 128 macrocells in eight logic blocks 64 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable ISR™ Flash technology — JTAG interface • Bus Hold capabilities on all l/Os and dedicated inputs
|
OCR Scan
|
128-Macrocell
84-pin
100-pin
CY7C373i
CY7C374i
FLASH370iâ
173SR
CY7C374i
|
PDF
|
Untitled
Abstract: No abstract text available
Text: fax id: 6146 s? CYPRESS Ultra37128 PRELIMINARY UltraLogic 128-Macrocell ISR™ CPLD • High speed Features — f MAX = 167 MHz • 128 macrocells in eight logic blocks • In-System Reprogram mable ISR™ — t PD = 6.5 ns — ts = 3.5 ns — JTAG compliant on board programming
|
OCR Scan
|
Ultra37128
128-Macrocell
84-pin
100-pin
160-pin
FLASH374i/5i
|
PDF
|
319S2
Abstract: No abstract text available
Text: WFw CYPRESS CY7C374Ì ADVANCED INFORMATION UltraLogic 128-Macrocell Flash CPLD Features • 128 macrocells in eight logic blocks • 64 I/O pins • 6 dedicated inputs including 4 clock pins • In-System Reprogrammable ISR™ Flash technology — JTAG interface
|
OCR Scan
|
CY7C374Ã
128-Macrocell
84-pin
84-pin
100-pin
CY7C373
CY7C374i
FLASH370i
319S2
|
PDF
|
GI05
Abstract: No abstract text available
Text: CY7C374i p v p v « *1 X X UltraLogic 128-Macrocell Flash CPLD Feat ures • 1 2 8 m a c r o cel l s in e i gh t l ogi c b l o c k s • 6 4 I/O p i n s • 5 d e d i c a t e d i n p u t s i n c l u d i n g 4 c l oc k pi n s • I n - S y s t e m R e p r o g r a m m a b l e I S R ™ Fl ash t e c h n o l o g y
|
OCR Scan
|
CY7C374i
128-Macrocell
Y7C374Ì
GI05
|
PDF
|
C1573
Abstract: sim 300
Text: Miuiouay, úo^ioiiiuvi tn, 199& Revision: Tuesday, December 22,1992 •fi»«* n i W «! S7E D 5 5 5 ^ 2 C YP RE S S SEMI CONDUCTOR ODDTOMl ICYP 3bl CY7C375 PRELIMINARY CYPRESS SEMICONDUCTOR 128-Macrocell FLASH PLD Features Functional Description • 128 macroceils in eight logic blocks
|
OCR Scan
|
CY7C375
128-Macrocell
FLASH370
CY7C375
CY7C375.
C1573
sim 300
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PREUM INAm Ultra37128V UltraLogic 3.3V 128-Macrocell ISR™CLPD — tPD = 10 ns Features — ts = 5.5 ns • 128 macrocells in eight logic blocks • 3.3V In-System Reprogrammable™ ISR™ — tco = 6.5 ns — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
Ultra37128V
128-Macrocell
IEEE1149
|
PDF
|
qml-38535
Abstract: 5962-9759801QYA
Text: REVISIONS LTR DATE ÏR-MO-DAi DESCRIPTION APPROVED REV SHEET REV SHEET 15 16 17 REV STATUS OF SHEETS PMIC N/A STANDARD MICROCIRCUIT DRAWING TH IS DRAW ING IS AVAILABLE FOR USE BY ALL DEPARTM ENTS A N D AGEN CIES OF TH E DEPARTM ENT OF DEFENSE 18 19 20 21
|
OCR Scan
|
|
PDF
|