15YMB Search Results

15YMB Price and Stock

Filter by Manufacturer


Texas Instruments BQ4015YMB-85 NON-VOLATILE SRAM; Temperature Grade: COMMERCIAL; No. of Terminals: 32; Package Code: DIP; Package Shape: RECTANGULAR; Maximum Access Time: 85 ns;
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	BQ4015YMB-85		418			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Texas Instruments BQ4015YMB-120 NON-VOLATILE SRAM; Temperature Grade: COMMERCIAL; No. of Terminals: 32; Package Code: DIP; Package Shape: RECTANGULAR; Memory Density: 4194304 bit;
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	BQ4015YMB-120		132			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Texas Instruments BQ4015YMB-120N NON-VOLATILE SRAM; Temperature Grade: INDUSTRIAL; No. of Terminals: 32; Package Code: DIP; Package Shape: RECTANGULAR; Maximum Supply Current: 115 mA;
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Vyrian	BQ4015YMB-120N		74			1 - 10 - 100 - 1000 - 10000 -	Get Quote

15YMB Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: PAL22V10C _ PAL22VP10C Universal PAL Device SEMICONDUCTOR Features • • Ultra high speed supports today’s and tomorrow’s fastest microprocessors 10 user>programmable output macrocells — Output polarity control — Registered or combinatorial	OCR Scan	PAL22V10C PAL22VP10C PAL22VP10C) 28-Pin PAL22VP10CM 28-Square PAL22VP10CM 15KMB 12YMB	PDF
Untitled Abstract: No abstract text available Text: CY7B180 CY7B181 PRELIMINARY CYPRESS SEMICONDUCTOR Features 4K x 18 Cache Tag • Can be used as 4K x 18 SRAM Functional Description Supports 50-MHz cache for all major high-speed processors 4K x 18 tag organization BiCMOS for optimum speed/power High speed	OCR Scan	CY7B180 CY7B181 50-MHz 12-ns 15-ns CY7B180) CY7B181) CY7B181â CY7B180â	PDF
L22V10C-10PC Abstract: No abstract text available Text: PAL22V10C PAL22VP10C y CYPRESS Universal PAL Device B iC M O S process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the fam iliarsum -of-products A N D -O R logic structure and a new concept, the program m able m acrocell. • 10 user-programmable output	OCR Scan	PAL22VP10C) PAL22V10C PAL22VP10C PAL22VP10C 300-M 28-Square 28-Pin 24-Lead L22V10C-10PC	PDF
E13 TIW Abstract: No abstract text available Text: PR ELIM INARY CYPRESS SEMICONDUCTOR • Generic 24-Pin PAL Device 10 user-programmable output macrocells U sing BiCM O S process and Ti-W fuses, the P L D 20G 10C im plem ents the fam iliar sum -of-products A N D -O R logic struc ture. It provides 12 dedicated input pins	OCR Scan	PLD20G10C 20L1D, 24-Pin --12DC --12KMB --12LMB 15DMB 15YMB E13 TIW	PDF
Untitled Abstract: No abstract text available Text: PRELIMINARY CYPRESS SEMICONDUCTOR • Ultra high speed supports today’s and tomorrow’s fastest microprocessors — tpD = 7.5 ns — tsi = 3 ns — fMAX = 105MHz • Reduced ground bounce and under shoot • PLCC and LCC packages with addi tional V cc and Vss pins for lowest	OCR Scan	105MHz 20L10, 12L10 24-Pin de10Câ 10C-12DM PLD20G10Câ 12KMB PLD20G10C-12LM 12YMB	PDF
PAL22V10C-7JC Abstract: 22V10C 22V10C-10 CERAMIC LEADLESS CHIP CARRIER PAL22V10C-10JC K73 Package PACKAGE CERAMIC LEADLESS CHIP CARRIER LCC PAL22V10C10DC PAL22V10C7JC PAL22VP10C-10JC Text: PAL22V10C PAL22VP10C CYPRESS • 10 user-programmable output macrocells — Output polarity control — Registered or combinatorial operation — 2 new feedback paths PAL22VP10C • Synchronous PRESET, asynchronous RESET, and PRELOAD capability for flexible design and testability	OCR Scan	PAL22V10C PAL22VP10C PAL22VP10C) 28-Square PAL22VP10CMâ 12YMB 28-Pin 15DMB 24-Lead PAL22V10C-7JC 22V10C 22V10C-10 CERAMIC LEADLESS CHIP CARRIER PAL22V10C-10JC K73 Package PACKAGE CERAMIC LEADLESS CHIP CARRIER LCC PAL22V10C10DC PAL22V10C7JC PAL22VP10C-10JC	PDF
10DC IR 3 PINS Abstract: No abstract text available Text: PAL22V10C PAL22VP10C CYPRESS SEMICONDUCTOR • Ultra high speed supports today's and tomorrow's fastest microprocessors — tp j * user-programmable output macrocells — Output polarity control BiCMOS process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the	OCR Scan	PAL22V10C PAL22VP10C PAL22VP10C PAL22VP10CM 22VP10CM --15DMB 10DC IR 3 PINS	PDF
Untitled Abstract: No abstract text available Text: Revision: Monday, January 4,1993 IM « •_ r «-ar CY7C373 PRELIMINARY CYPRESS = :~ ;r " SEMICONDUCTOR 64-Macrocell Flash PLD performance of the 22V10 to high-density PLDs. The 64 macrocells in the CY7C373 are di vided between four logicblocks. Each logic	OCR Scan	CY7C373 64-Macrocell 22V10 CY7C373 FLASH370	PDF
22V10C Abstract: PAL22V10C-7DC Text: — . _ PAL22V10C _ PAL22VP10C SEMICONDUCTOR Features • Ultra high speed supports today’s and tomorrow’s fastest microprocessors — tpD = 6 ns — tsu = 3 ns — fMAX = 117 MHz • Reduced ground bounce and under shoot • PLCC and LCC packages with addi	OCR Scan	PAL22V10C PAL22VP10C PAL22V10C PAL22VP10C PAL22VP10C--12DC PAL22VP10C-12JC 22V10C PAL22V10C-7DC	PDF
PAL22 Abstract: No abstract text available Text: PAL22V10C PAL22VP10C CYPRESS SEMICONDUCTOR Universal PAL Device BiCMOS process and Ti-W fuses, the PAL22V10C and PAL22VP10C use the familiar sum-of-products AND-OR log ic structure and a new concept, the pro grammable macrocell. • 10 user-programmable output	OCR Scan	PAL22V10C PAL22VP10C PAL22V10C PAL22VP10C L22VP10CMâ 15KMB PAL22VP10CM 15LMB PAL22	PDF
Untitled Abstract: No abstract text available Text: 7C373: Thursday, September 24,1992 Revision: Monday, January 4,1993 I MAR 2 3 1983 CY7C374 p r e l im in a r y S jS ry p p F ^ q — . 11 •■■ • 128 macrocells in eight logic blocks • 64 I/O pins • 6 dedicated inputs including 4 dock pins • No hidden delays	OCR Scan	7C373: CY7C374 84-pin CY7C373 CY7C374 FLASH370	PDF