Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    208LEAD Search Results

    208LEAD Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: Standard Products ACT 7000ASC 64-Bit Superscaler Microprocessor January 24, 2005 FEATURES • ■ Full militarized PMC-Sierra RM7000A microprocessor Dual Issue symmetric superscalar microprocessor with instruction prefetch optimized for system level price/performance


    Original     		PDF 7000ASC 64-Bit RM7000A RM52xx SCD7000

    AT91SAM9260B-CU

    Abstract: AT91SAM9260B-QU application note SAM9260
    Text: Features • 180 MHz ARM926EJ-S ARM Thumb® Processor – 8 KBytes Data Cache, 8 KBytes Instruction Cache, MMU • Memories • • • • – 32-bit External Bus Interface supporting 4-bank SDRAM/LPSDR, Static Memories, CompactFlash, SLC NAND Flash with ECC


    Original     		PDF ARM926EJ-STM 32-bit 32-kbyte 10-bit 6221KS 17-May-11 AT91SAM9260B-CU AT91SAM9260B-QU application note SAM9260

    transistor SMD BR21

    Abstract: SMD Transistor W08 adsp-21369ksz smd w04 74 smd code t04 smd code W06 transistor SMD W06 sMD .v05 smd transistor w04 SMD Transistors w06 56
    Text: a SHARC Processors ADSP-21367/ADSP-21368/ADSP-21369 SUMMARY Code compatible with all other members of the SHARC family The ADSP-21367/ADSP-21368/ADSP-21369 are available with a 333 MHz core instruction rate with unique audiocentric peripherals such as the digital audio interface, S/PDIF


    Original     		PDF ADSP-21367/ADSP-21368/ADSP-21369 ADSP-21367/ADSP-21368/ADSP-21369 32-bit/40-bit ADSP-21369KSZ-1A2 ADSP-21368BBP-2A 256-Ball BP-256 D05267-0-8/06 transistor SMD BR21 SMD Transistor W08 adsp-21369ksz smd w04 74 smd code t04 smd code W06 transistor SMD W06 sMD .v05 smd transistor w04 SMD Transistors w06 56

    CY37384

    Abstract: CY37384V
    Text: PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes


    Original     		PDF CY37384 384-Macrocell CY37384 CY37384V

    d4184

    Abstract: transistor N14 193 atmel application note AT6002 AT6003 AT6005 AT6010
    Text: Features • High-performance • • • • • • • • • – System Speeds > 100 MHz – Flip-flop Toggle Rates > 250 MHz – 1.2 ns/1.5 ns Input Delay – 3.0 ns/6.0 ns Output Delay Up to 204 User I/Os Thousands of Registers Cache Logic Design


    Original     		PDF 0264F 10/99/xM d4184 transistor N14 193 atmel application note AT6002 AT6003 AT6005 AT6010

    ACT5270

    Abstract: R4700 R5000
    Text: ACT5270 64-Bit Superscaler Microprocessor Features • ■ Full militarized QED RM5270 microprocessor Dual Issue superscalar microprocessor - can issue one integer and one floating-point instruction per cycle ■ ● Supports ■ ● 133, 150, 200 MHz operating frequencies – Consult Factory for


    Original     		PDF ACT5270 64-Bit RM5270 SPECInt95 SPECfp95 133MHz 150MHz 200MHz MIL-STD-883 SCD5270 ACT5270 R4700 R5000

    AMD 486DX embedded

    Abstract: Am486 DX instruction set Am486 AM486DX gdt ansi y14.5m-1982 microprocessor in SLOT MACHINE SMM 201 S-15 80286 microprocessor paging mechanism 486DX MEMORY CONTROLLER
    Text: FINAL Am486DE2 8-Kbyte Write-Through Embedded Microprocessor DISTINCTIVE CHARACTERISTICS • High-Performance Design ■ Complete 32-Bit Architecture — 66-MHz operating frequency — Address and data buses — Frequent instructions execute in one clock


    Original     		PDF Am486 32-Bit 66-MHz Am486® Am486DX2 Am386, FusionE86 AMD 486DX embedded Am486 DX instruction set AM486DX gdt ansi y14.5m-1982 microprocessor in SLOT MACHINE SMM 201 S-15 80286 microprocessor paging mechanism 486DX MEMORY CONTROLLER

    pci to isa bridge

    Abstract: dock connector docking connector pci isa 82380AB 82380PB PCI-to-ISA
    Text: R Intel 380AB/PB Dock Set Product Overview 82380AB Mobile PCI-To-ISA Bridge MISA 82380PB Mobile PCI-To-PCI Bridge (MPCI) 290558-001 R Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or


    Original     		PDF 380AB/PB 82380AB 82380PB 82380AB 82380PB pci to isa bridge dock connector docking connector pci isa PCI-to-ISA

    2561b

    Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
    Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support for standard 72-bit-wide DRAM banks Supports non-symmetrical DRAM banks


    OCR Scan     		PDF CY82C691 8Kx21 2561b CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693

    1MD45

    Abstract: cy17 High-Zt11-12 CY10 CY82C691 CY82C692 CY82C693 DQ23P cy82
    Text: PRELIM INARY CY82C692 W CYPRESS Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • Supports ail 3.3V Pentium™-class processors, AMD K5, K6 and Cyrix M1 CPUs • Two-bit wraparound counter supporting Intel Burst or Linear burst sequence


    OCR Scan     		PDF CY82C692 CY82C691 CY82C693 64-bit 128-KB) 55fiTbbE 1MD45 cy17 High-Zt11-12 CY10 CY82C692 DQ23P cy82

    CY37384

    Abstract: CY37384V L0651
    Text: = j— PRELIMINARY T. # CY37384V UltraLogic 3.3V 384-Macrocell ISR™ CPLD Fully Routable with 100% Logic Utilization Features — JTAG-compliant on-board programming The CY37384V is designed with a robust routing architecture which allows utilization of the entire device with a fixed pinout.


    OCR Scan     		PDF CY37384V 384-Macrocell CY37384 CY37384V L0651

    CFL blast circuit information

    Abstract: AM486DX5-133V16BHC kfn 332 smt cpu 486 dx5 TL920 design of 18 x 16 barrel shifter in computer arch 486DX MEMORY CONTROLLER tr3 5m a17
    Text: A M Dii PRELIMINARY Enhanced Am486 DX Microprocessor Family DISTINCTIVE CHARACTERISTICS - Industry-standard two-pin System Management Interrupt SMI for power management indepen­ dent of processor operating mode and operating system - 105.6-million bytes/second burst bus at 33 MHz


    OCR Scan     		PDF Am486 32-bit Am486DX 208-Lead PDE-208) 16-038-PR DY112 FusionE86 CFL blast circuit information AM486DX5-133V16BHC kfn 332 smt cpu 486 dx5 TL920 design of 18 x 16 barrel shifter in computer arch 486DX MEMORY CONTROLLER tr3 5m a17

    Untitled

    Abstract: No abstract text available
    Text: ID T 7 9 R 4 7 0 0 6 4 -B it RISC M icro p ro cesso r FEATURES * * Low-power operation 3.3V power supply, forthe “RV” part 5Vpower supply, for the “R” part Dynamic power management Standby mode reduces internal power True 64-bit microprocessor 64-bit integer operations


    OCR Scan     		PDF 64-bit 200MHz 179-pin 208-pin 80-200MHz,

    est 7502 b data sheet

    Abstract: No abstract text available
    Text: P E H I1 0 IM 1 D B M IV i n Dt t e : s. i 991 82495XP CACHE CONTROLLER/ 82490XP CACHE RAM • Two-Way, Set Associative, Secondary Cache for i860 XP Microprocessor MESI Cache Consistency Protocol ■ 50 MHz “No Glue” Interface with CPU Maintains Consistency with Primary


    OCR Scan     		PDF 82495XP 82490XP 10-3a. Controller/82490XP est 7502 b data sheet

    Intel Microprocessor 240440

    Abstract: 82360SL intel 82360SL
    Text: in te i November 1992 Intel486 SL Microprocessor SuperSet Data Book Order Number: 241325-001 2-1 Intel486™ SL Microprocessor SuperSet CONTENTS CONTENTS page page 1.0 INTRODUCTION . 2-6 3.0 82360SL I/O SPECIFICATIONS . . . . 2-79


    OCR Scan     		PDF Intel486â 82360SL 82365SL lntel486TM Intel Microprocessor 240440 intel 82360SL

    TS PQ4 12

    Abstract: TS PQ4 24 ts pq4 10 TS PQ4 20 TS PQ4 120
    Text: in y 1.0 80960HA/HD/HT About This Document This document describes the parametric performance of Intel’s 80960Hx embedded superscalar microprocessors. Detailed descriptions for functional topics — other than parametric performance — are published in the i960 H x M icroprocessor U ser’s Guide 272484 .


    OCR Scan     		PDF 80960HA/HD/HT 80960Hx 80960Hxâ TS PQ4 12 TS PQ4 24 ts pq4 10 TS PQ4 20 TS PQ4 120

    hall marking code A04

    Abstract: INTELDX4 write-through YSS 928
    Text: INTEL486 PROCESSOR FAMILY • lntelDX4TM P ro c e s s o r — Up to 100-MHz Operation -Speed-M ultiplying Technology — 32-Bit Architecture — 16K-Byte On-Chip Cache — Integrated Floating-Point Unit — 3.3V Core Operation with 5V Tolerant I/O Buffers


    OCR Scan     		PDF INTEL486â 100-MHz 32-Bit 16K-Byte hall marking code A04 INTELDX4 write-through YSS 928

    1de2

    Abstract: northbridge circuit pentium 4 PS/2 KEYBOARD CONTROLLER 001H CY82C691 CY82C693UB intel 8042 keyboard controller 000B0000
    Text: CY82C693UB P R E LIM IN A R Y hyperCache / Stand-Alone PCI Peripheral Controller with USB — CD ROM support Features PCI to ISA bridge PCI Bus Rev. 2.1 compliant Supports up to 5 additional PCI masters including the CY82C691 Integrated DMA controllers with Type A, B, and F sup­


    OCR Scan     		PDF CY82C691 1de2 northbridge circuit pentium 4 PS/2 KEYBOARD CONTROLLER 001H CY82C691 CY82C693UB intel 8042 keyboard controller 000B0000

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External M em ory @ 66 MHz 64M Words External Address Range 12 Programmable I/O Pins and T w o Timers w ith Event Capture Options Code-Com patible w ith ADSP-2106x Family


    OCR Scan     		PDF ADSP-21065L ADSP-2106x 208-Lead 196-Ball 32-Bit 40-Bit

    Untitled

    Abstract: No abstract text available
    Text: 9Ë GEC PLESSEY F e b r u a r y 1997 PRELIMINARY INFORMATION S E M I C O N D U C T O R S DS4468-2.2 P2800 2K x 64BIT MULTI-PORT CONTENT ADDRESSABLE MEMORY The P2800 2K x 64bit Multi-port Content Addressable Memory CAM is designed for address filtering, routing and


    OCR Scan     		PDF DS4468-2 P2800 64BIT P2800 OC-12 622MBits

    Untitled

    Abstract: No abstract text available
    Text: • ■ J ^ m n r n n PRELIMINARY Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD — tco = 4.5 ns Features • 256 macrocells in sixteen logic blocks • In-System Reprogram mable ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    OCR Scan     		PDF Ultra37256 256-Macrocell IEEE1149

    Untitled

    Abstract: No abstract text available
    Text: <p Preliminary Datasheet FUJITSU S e p te m b e r 1996 V ersion 0.8 MB86681 ATM Switch Element SRE-L FM L/NPD/SRE-L/DS/1223 The FUJITSU MB86681 is a Self-Routing switch Element (SRE-L) for use in ATM switch fabrics. It is ideally suited to applications in a variety of customer premises equipment such


    OCR Scan     		PDF MB86681 L/NPD/SRE-L/DS/1223 MB86681

    Untitled

    Abstract: No abstract text available
    Text: ! ^ jjjjjy '•ttttttttWÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄW1- JM N K t t ♦ < ij / 5; PRELIMINARY *^ ' CY37384 UltraLogic 384-Macrocell ISR™ CPLD — ts = 5.5 ns Features — tco = 6 ns • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ (ISR™


    OCR Scan     		PDF CY37384 384-Macrocell

    Untitled

    Abstract: No abstract text available
    Text: ^ jjjjjy .•/$ $$$$I ♦ PRELIMINARY < ij /t t5;*^ ' CY37512 UltraLogic 512-Macrocell ISR™ CPLD — tco = 6 ns Features • 512 macrocells in 32 logic blocks • In-System Reprogrammable™ (ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    OCR Scan     		PDF CY37512 512-Macrocell