x86 processor architecture
Abstract: CY82C691 CY82C692 CY82C694 FFF80000H pci arbiter CY82C693U pci ide chips
Text: fax id: 3850 Using the CY82C693U hyperCacheTM PCI Peripheral Controller in Stand-Alone Operation Mode Introduction controller, system memory controller, CPU bus controller, cache tag, and CPU-to-PCI bridge. The CY82C692 Data Path/Integrated Cache performs data steering between CPU
|
Original
|
CY82C693U
CY82C692
128KB
CY82C694
512KB.
x86 processor architecture
CY82C691
FFF80000H
pci arbiter
pci ide chips
|
PDF
|
8kx1 RAM
Abstract: 82C691 CY10 CY82C691 CY82C692 CY82C693 512k ADS22
Text: ADVANCED INFORMATION Features Pentiumt hyperCachet Chipset System Controller D Supports synchronous or asynchronous PCI operation D Supports six banks of DRAM six RAS lines D D D Supports DRAM densities up to 16 Mb D Provides glueless (0 TTL) system solution with CY82C692 and
|
Original
|
CY82C692
CY82C693
208pin
8Kx21
8kx1 RAM
82C691
CY10
CY82C691
CY82C693
512k
ADS22
|
PDF
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694
Text: PRELIMINARY Pentium CY82C692 t hyperCachet Chipset DataĆPath/Integrated Cache for hC-VX, hC-DX Solutions Features D D Supports all 3.3V PentiumtĆclass processors, AMD K5, and Cyrix M1 CPUs Directly interfaces with CY82C691 and CY82C693 to provide highĆperformance threeĆchip Pentium
|
Original
|
CY82C692
CY82C691
CY82C693
64bit
128KB)
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C694
|
PDF
|
MD34
Abstract: CNTL10 82C691 CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 CNTL6
Text: 1CY 82C6 92 CY82 C6 92 PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • On-Chip 8-Deep FIFOs support Post-Writing/Pre-Reading PCI data • Provides Data steering and Bus size conversion • 16K by 64 128-KB Integrated Pipelined BSRAM
|
Original
|
CY82C692
128-KB)
208-pin
MD34
CNTL10
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
CNTL6
|
PDF
|
CY82C691
Abstract: CY82C692 CY82C693 CY82C694 Cypress Semiconductor USB Controller USB 1.0
Text: PRESS RELEASE CYPRESS BROADENS hyperCache CHIPSET LINE Announces Support for Embedded Applications and USB SAN JOSE, Calif., March 31, 1997 - Cypress Semiconductor Corporation [NYSE:CY] today announced a broadening of its hyperCache TM Chipset family
|
Original
|
|
PDF
|
A2241
Abstract: 82C691 CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 8kx1 RAM ma897
Text: 1CY 82C6 91 PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Supports mixed standard page-mode and EDO DRAMs • Supports the VESA Unified Memory Architecture VUMA • Support for standard 72-bit-wide DRAM banks • Supports non-symmetrical DRAM banks
|
Original
|
CY82C691
72-bit-wide
208-pin
A2241
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
8kx1 RAM
ma897
|
PDF
|
6X86
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694
Text: 1CY 82C6 94 PRELIMINARY CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Synchronous pipelined operations with registered inputs and outputs • 16K x 64 common I/O architecture
|
Original
|
CY82C694
128KB
128or
6X86
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
|
PDF
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 cy82 AD-2951 IDE11 SFF-8038i
Text: PRELIMINARY D D Features D D D PCI to ISA bridge D Integrated DMA controllers with Type A, B, and F support. D D D Integrated Interrupt controllers Supports up to 5 additional PCI masters including the CY82C691 Integrated timer/counters Integrated RealĆTimeĆClock with 256
|
Original
|
CY82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
cy82
AD-2951
IDE11
SFF-8038i
|
PDF
|
82C693
Abstract: CY82C691 CY82C692 CY82C693 cy82
Text: ADVANCED INFORMATION D Features D D D PCI Bus Rev. 2.1 compliant Supports up to 5 additional PCI masters including the CY82C691 D Integrated DMA controllers with Type A, B, and F support. D D D D D Integrated Interrupt controllers Integrated timer/counters
|
Original
|
CY82C691
82C693
CY82C691
CY82C692
CY82C693
cy82
|
PDF
|
CY62256LL-PC
Abstract: VIC068A-GC VIC64-NC VIC64-UMB PALCE22V10-JI PALC16L8Q PLD VME A113 CY7B923 JESD22-A113
Text: Cypress Semiconductor Product Reliability 1997 Published June, 1997 CYPRESS SEMICONDUCTOR PRODUCT RELIABILITY TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM. 1 2.0 ELECTRICAL AVERAGE OUTGOING QUALITY. 2
|
Original
|
PALCE22V10-JC
FLASH-FL22D
CY62256LL-PC
VIC068A-GC
VIC64-NC
VIC64-UMB
PALCE22V10-JI
PALC16L8Q
PLD VME
A113
CY7B923
JESD22-A113
|
PDF
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 cy82
Text: 1CY 82C6 93 PRELIMINARY CY82C693 Pentium hyperCache™ Chipset Peripheral Controller Features • PCI to ISA bridge • PCI Bus Rev. 2.1 compliant • Supports up to 5 additional PCI masters including the CY82C691 • Integrated DMA controllers with Type A, B, and F support
|
Original
|
CY82C693
CY82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
cy82
|
PDF
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 82C691 cy82 processor amd k5
Text: ADVANCED INFORMATION CY82C690 Pentiumt hyperCachet Chipset DataĆPath/Integrated Cache for hC-ZX Solution Features D D D D Supports all 3.3V PentiumtĆclass processors, AMD K5, and Cyrix M1 CPUs Directly interfaces with CY82C691 and CY82C693 to provide a highĆperformance threeĆchip zero
|
Original
|
CY82C690
CY82C691
64bit
CY82C693
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C694
82C691
cy82
processor amd k5
|
PDF
|
CY82C691
Abstract: bsram CY2254ASC-2 CY27C010 CY82C692 CY82C694 cy82 "programmable peripheral Interface" pentium amd cpu k5 4Kx64
Text: hCĆZX/hCĆVX/ ADVANCED INFORMATION hCĆDX Pentium t hyperCachetChipset Family System Features hCĆVX hCĆDX hCĆZX D Value solution with integrated 128ĆKB twoĆway set associative pipelined burst SRAM D Performance solution with 256ĆKB twoĆway set associative pipelined
|
Original
|
128KB
256KB
CY82C692
CY82C691
CY82C690
CY82C693/U
bsram
CY2254ASC-2
CY27C010
CY82C694
cy82
"programmable peripheral Interface" pentium
amd cpu k5
4Kx64
|
PDF
|
D0-D63
Abstract: R2868 CY10 CY82C691 CY82C692 CY82C693 cy82 693 chipset CY2293
Text: ADVANCED INFORMATION Features D D Supports all 3.3V PentiumtĆclass processors ICOMP 735/90, 815/100, etc. , AMD K5, and Cyrix M1 CPUs Directly interfaces with CY82C691 and CY82C693 to provide highĆperformance threeĆchip Pentium Chipset system D Provides 64Ćbit data path between
|
Original
|
CY82C691
CY82C693
64bit
128KB)
CY82C692
D0-D63
R2868
CY10
CY82C691
CY82C692
cy82
693 chipset
CY2293
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path/Integrated Cache for h C -VX, h C -D X Solutions Features Two-bit wraparound counter supporting Intel Burst or Linear burst sequence Supports 3-1-1-1 Level 2 cache operation up to 66 MHz bus speed
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
|
PDF
|
692CU
Abstract: 82c pci isa
Text: PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • O n -C h ip 8-D ee p F IF O s s u p p o rt P o st-W ritin g /P re-R e ad ing PCI data • S u p p o rts all 3.3 V P e n tiu m ™ -c la s s p ro ces so rs , A M D
|
OCR Scan
|
CY82C692
CY82C
CY82C691
692CU
82c pci isa
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIM INARY CY82C692 Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • Supports ail 3.3V Pentium™-class processors, AMD K5, K6 and Cyrix M1 CPUs • Two-bit wraparound counter supporting Intel Burst or Linear burst sequence
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
CY82C691
128-KB)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: L>il Hilbh iT ^ irT^n r n n rssgggppr PRELIMINARY - CY82C692 Pentium hyperCache™ Chipset Data-Path/lntegrated Cache for hC-VX, hC-DX Solutions Features • Supports all 3.3V Pentium™ -class processors, AMD K5, and Cyrix M1 CPUs • Directly interfaces with CY82C691 and CY82C693 to
|
OCR Scan
|
CY82C691
CY82C693
64-bit
128-KB)
|
PDF
|
2561b
Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support for standard 72-bit-wide DRAM banks Supports non-symmetrical DRAM banks
|
OCR Scan
|
CY82C691
8Kx21
2561b
CPU 314 IFM
8kx1 RAM
cy17
ALI chipset
fast page mode dram controller
CY2254ASC-2
CY27C010
CY82C691
CY82C693
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CYPRESS PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Provides control for the cache, system memory, and the PCI bus PCI Bus Rev. 2.1 compliant Supports 3V Pentium™ , AMD K5, and Cyrix 6x86 M1 CPUs Support for WB or W T L1 cache
|
OCR Scan
|
CY82C691
8Kx21
|
PDF
|
8kx1 RAM
Abstract: 82c pci isa tagram
Text: Pentium hyperCache™ Chipset System Controller Featu res Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support fo r standard 72-bit-wide DRAM banks • Provides control fo rth e cache, system memory, and the
|
OCR Scan
|
8Kx21
72-bit-wide
8kx1 RAM
82c pci isa
tagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Provides control for the cache, system memory, and the PCI bus • PCI Bus Rev. 2.1 compliant • Supports 3V Pentium™, AMD K5, K6, and Cyrix 6x86 M1 CPUs • Support for WB or WT L1 cache
|
OCR Scan
|
CY82C691
8Kx21
|
PDF
|
CY10
Abstract: CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 QCPL
Text: : rr^n r- r* r* O i l PRELIMINARY C Y82C692 i ll L o D = Pentium hyperCache™ Chipset Data-Path/Integrated Cache for hC-VX, hC-DX Solutions Features • Supports all 3.3V Pentium™ -class processors, AMD K5, and Cyrix M1 CPUs • Directly interfaces with CY82C691 and CY82C693 to
|
OCR Scan
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
CY10
CY2254ASC-2
CY27C010
CY82C692
QCPL
|
PDF
|
CYL7
Abstract: Cyrix 6x86 MX CPU 82c691
Text: PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller •Provides power management support through SMM APM Compliant •Integrated 8Kx21 tag (direct mapped or two-way set associative) •Support for cache sizes up to 1 MB •Supports mixed standard page-mode
|
OCR Scan
|
CY82C691
8Kx21
72-bit-wide
CYL7
Cyrix 6x86 MX CPU
82c691
|
PDF
|
