Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    256PBGA Search Results

    256PBGA Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    QL3004

    Abstract: PLCC-84 QL3060 QL2003 QL2005 QL2007 QL2009 QL3012 QL3025 QL3040
    Text: QuickSheet#4 pASIC FPGA Families High-Speed, Low Power, Instant-On, High Security FPGAs pASIC Family Highlights • High performance over 400 MHz • 100% routability and pin stability • Instant-On capability • High security and reliability • Low power


    Original     		PDF 400MHz QL1004-U1 1210JHGDA QL3004 PLCC-84 QL3060 QL2003 QL2005 QL2007 QL2009 QL3012 QL3025 QL3040

    ad 161

    Abstract: vhdl code PN code generator ad 152 transistor ad 153 transistor S-108 PF144 PQ208 QL5130 QL5130-33APF144C QL5130-33APQ208C
    Text: QL5130 - QuickPCITM 33 MHz/32-bit PCI Target with Embedded Programmable Logic and Dual Port SRAM last updated 12/1099 Device Highlights DEVICE HIGHLIGHTS Q8DÃ7ˆ†Ã±Ã""ÃHC“Ã"!Ãiv‡†Ãqh‡hÃhqÃhqq…r†† High Performance PCI Controller • 32-bit / 33 MHz PCI Target


    Original     		PDF QL5130 Hz/32-bit 32-bit 95/98/Win ad 161 vhdl code PN code generator ad 152 transistor ad 153 transistor S-108 PF144 PQ208 QL5130-33APF144C QL5130-33APQ208C

    GC1115

    Abstract: No abstract text available
    Text: GC1115 www.ti.com SLWS144 – FEBRUARY 2005 Crest Factor Reduction Processor FEATURES APPLICATIONS • • • • • • • • • • • • • • Significantly Reduces Signal Peaks to ≥ 6 dB PAR One 20-MHz or 2 Independent 10-MHz Channels Programmable Output PAR Down to 6 dB


    Original     		PDF GC1115 SLWS144 20-MHz 10-MHz cdma2000 S0010 256-ball cdma2000) DAC5687 GC111ifiers GC1115

    GC1115

    Abstract: No abstract text available
    Text: GC1115 www.ti.com SLWS144 – FEBRUARY 2005 Crest Factor Reduction Processor FEATURES APPLICATIONS • • • • • • • • • • • • • • Significantly Reduces Signal Peaks to ≥ 6 dB PAR One 20-MHz or 2 Independent 10-MHz Channels Programmable Output PAR Down to 6 dB


    Original     		PDF GC1115 SLWS144 20-MHz 10-MHz cdma2000 S0010 256-ball cdma2000) DAC5687 GC1115

    QL4090

    Abstract: pASIC 1 Family 160CQFP 208-CQFP
    Text: QL16x24B pASIC 1 Family Very-High-Speed CMOS FPGA Rev C pASIC HIGHLIGHTS …4,000 usable ASIC gates, 122 I/O pins Very High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 150 MHz and logic cell delays of under 2 ns.


    Original     		PDF QL16x24B 16-by-24 84-pin 100-pin 144-pin 160-pin 16-bit V144-TQFP QL24x32B QL4090 pASIC 1 Family 160CQFP 208-CQFP

    208CQFP

    Abstract: No abstract text available
    Text: QL2007  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. E pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2007 -16-bit l144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 208CQFP

    A42 B331

    Abstract: CA91C860B-40IQ CA91C860B-40CQ CA91C860B-50CQ tea 1601 t CA91C860B a44 b331 CA91C860 T337A CA91L860B-50CE
    Text: QSpan CA91C860B, CA91L860B PCI to Motorola Processor Bridge Manual http://www.tundra.com The information in this document is subject to change without notice and should not be construed as a commitment by Tundra Semiconductor Corporation. While reasonable precautions have been taken, Tundra


    Original     		PDF CA91C860B, CA91L860B) A42 B331 CA91C860B-40IQ CA91C860B-40CQ CA91C860B-50CQ tea 1601 t CA91C860B a44 b331 CA91C860 T337A CA91L860B-50CE

    ejtag

    Abstract: 79RC32334 FCT245 MIPS32 RC32300 RC32364 RC5000 IDT79RC32V334
    Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported


    Original     		PDF RISCoreTM32300 79RC32334 32-bit 256MB IDT79RCXX 133MHz 150MHz 256-pin ejtag 79RC32334 FCT245 MIPS32 RC32300 RC32364 RC5000 IDT79RC32V334

    SB21150BC

    Abstract: SB21150AC GD21150BC dc1111d SB21150 DC1030G 74ls166 21150-AC SB21150-AC GD21150AC
    Text: 21150 PCI-to-PCI Bridge Specification Update October 2001 Notice: The 21150 may contain design defects or errors known as errata. Characterized errata that may cause the 21150’s behavior to deviate from published specifications are documented in this specification update.


    Original     		PDF m66ena: SB21150BC SB21150AC GD21150BC dc1111d SB21150 DC1030G 74ls166 21150-AC SB21150-AC GD21150AC

    voip

    Abstract: BCM1112 cable gateway reference design MIPS32 application BCM1101 MIPS32 VOCODERS voip "Power over Ethernet"
    Text: BCM1112 VOICE OVER IP CPE ENGINE FEATURES • The BCM1112 is the most highly integrated silicon solution for Ethernet Residential Gateway and Stand-Alone Media Terminal Adapter applications. • The BCM1112 Integrates: • 150-MHz MIPS32 CPU 165 DMIPS with 8K I-cache and 4K


    Original     		PDF BCM1112 BCM1112 150-MHz MIPS32 108-MHz 10/100BASE-T 1112-PB02-R voip cable gateway reference design MIPS32 application BCM1101 VOCODERS voip "Power over Ethernet"

    Untitled

    Abstract: No abstract text available
    Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334—Rev. Y Preliminary Information* Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported


    Original     		PDF RISCoreTM32300 79RC32334--Rev. RC32300 32-bit 26-bit 32-RCXX 133MHz 150MHz 256-pin 79RC32

    QL5130-33APF144C

    Abstract: QL5130 QL5130-33APQ208C QL5130-33APQ
    Text: QL5130 QuickPCI Data Sheet • • • • • • 33 MHz/32-Bit PCI Target with Embedded Programmable Logic and Dual Port SRAM Device Highlights High Performance PCI Controller Programmable Logic • 57 K system gates/619 logic cells • 13,824 RAM bits, up to 157 I/O pins


    Original     		PDF QL5130 Hz/32-Bit gates/619 32-bit/33 16-bit 64-deep 128-deep QL5130-33APF144C QL5130-33APQ208C QL5130-33APQ

    Untitled

    Abstract: No abstract text available
    Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334—Rev. Y Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported


    Original     		PDF RISCoreTM32300 79RC32334--Rev. RC32300 32-bit 26-bit 79RCXX 133MHz 150MHz

    GDS1110BD

    Abstract: GDS1110BC GDS1110AD GDS1110 GDS1110BB bau 95 SA-1110 B010 FP3031 GDS1110AC
    Text: Intel StrongARM* SA-1110 Microprocessor Specification Update April 2001 Notice: The SA-1110 may contain design defects or errors known as errata. Characterized errata that may cause the SA-1110’s behavior to deviate from published specifications are documented in this


    Original     		PDF SA-1110 SA-1110 GDS1110BD GDS1110BC GDS1110AD GDS1110 GDS1110BB bau 95 B010 FP3031 GDS1110AC

    tms 1951 nl

    Abstract: alcatel 1511 max sf12 "pin compatible"
    Text: Intel IXF3208 Octal T1/E1/J1 Framer with Intel® On-Chip PRM Datasheet Product Features • ■ ■ ■ ■ ■ ■ ■ ■ Octal T1/E1/J1 Framer Software selectable and fully independent T1/E1/J1 operation Support for T1/E1/J1 standards: — T1: T1-SF, T1-ESF, Lucent* SLC®96


    Original     		PDF IXF3208 PCM30, 128-byte GR-303 TR54016 256-PBGA tms 1951 nl alcatel 1511 max sf12 "pin compatible"

    pasic 3

    Abstract: QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060
    Text: pASIC 3 FPGA Family Data Sheet •••••• Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • Up to 60,000 usable PLD gates with up to 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths


    Original     		PDF 16-bit pasic 3 QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060

    79RC32334

    Abstract: FCT245 MIPS32 RC32300 RC32364 RC5000
    Text: 79RC32334—Rev. Y IDTTM InterpriseTM Integrated Communications Processor Features Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported


    Original     		PDF 79RC32334--Rev. 32-bit 512MB 79RCXX 133MHz 150MHz 256-pin 79RC32 79RC32334 FCT245 MIPS32 RC32300 RC32364 RC5000

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    GDS1110BD

    Abstract: GDS1110BC GDS1110 ICL7071 GDS1110BB PL-2305 GDS1110AD spi flash mpc programmer SA-1110 UCB1300
    Text: Intel StrongARM* SA-1110 Microprocessor Developer’s Manual October 2001 Notice: Verify with your local Intel sales office that you have the latest technical information before finalizing a design. Order Number: 278240-004 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF SA-1110 SA-1110 32-kHz 6864-MHz oscillator/16 96-MHz PLL/16 GDS1110BD GDS1110BC GDS1110 ICL7071 GDS1110BB PL-2305 GDS1110AD spi flash mpc programmer UCB1300

    FPGA 144 CPGA ASIC

    Abstract: QL5032 144TQFP PACKAGE 160-CQFP PLCC 144
    Text: p ASIC QUICKLOGIC DEVELOPMENT TOOLS Part Number Product Name QS-QWK-PC QuickWorks QS-QTL-WS QuickTools for Workstations N/A QuickWorks - Lite N/A QuickMap QT-DFP-PC-A 1 DeskFab Programmer Kit N/A Synosys Interface Kit N/A Viewlogic Interface Kit N/A Mentor Interface Kit


    Original     		PDF 44-PLCC 68-PLCC 68-CPGA 100-TQFP 84-PLCC 84-CPGA FPGA 144 CPGA ASIC QL5032 144TQFP PACKAGE 160-CQFP PLCC 144

    laf 0001 for power supply of LCD monitor diagram

    Abstract: laf 0001 LCD monitor diagram laf 0001 power ic laf 0001 PWM Control laf 0001 ic Substitution str g 8656 str 8656 DISPLAY VGA 6448 10.4 EP89712 STR G 8654
    Text: CS89712 High-Performance, Low-Power System-on-Chip with 10BASE-T Ethernet Controller Features – Automatic Padding and CRC Generation l Programmable Receive Features: l ARM720T processor – Early Interrupts for Frame Pre-Processing – Automatic Rejection of Erroneous Packets


    Original     		PDF CS89712 10BASE-T ARM720T 64-entry 100-MHz DS502PP1 laf 0001 for power supply of LCD monitor diagram laf 0001 LCD monitor diagram laf 0001 power ic laf 0001 PWM Control laf 0001 ic Substitution str g 8656 str 8656 DISPLAY VGA 6448 10.4 EP89712 STR G 8654

    IXF3208

    Abstract: No abstract text available
    Text: Cortina Systems IXF3208 Octal T1/E1/ J1 Framer Datasheet Product Features „ „ „ Octal T1/E1/J1 Framer Software selectable and fully independent T1/E1/J1 operation Support for T1/E1/J1 standards: „ — BERT generators and analyzers for extensive on-chip error testing


    Original     		PDF IXF3208 PCM30,

    ph08

    Abstract: No abstract text available
    Text: LH7A400 32-Bit System-on-Chip Data Sheet FEATURES • Smart Card Interface ISO7816 • 32-bit ARM9TDMI RISC Core – 16KB Cache: 8KB Instruction and 8KB Data – MMU (Windows CE™ Enabled) – Up to o 250 MHz; see Table 1 for options • Two DC-to-DC Converters


    Original     		PDF LH7A400 32-bit SMA01012 ph08

    AMBA AHB bus protocol

    Abstract: M316 arm microprocessor data sheet lcd N7 SA2 Schottky schematic diagram sharp lcd 5819 TIME CLOCK CMOS RAM CONVERTER AMBA APB bus protocol express card T0 USB mmc-1
    Text: LH7A400 32-Bit System-on-Chip Preliminary Data Sheet FEATURES • Three Programmable Timers • ARM922T Core: – 32-bit ARM9TDMI™ RISC Core – 16KB Cache: 8KB Instruction Cache and 8KB Data Cache – MMU Windows CE Enabled • Three UARTs – Classic IrDA (115 kbit/s)


    Original     		PDF LH7A400 32-Bit ARM922TTM ISO7816) SMA01012 AMBA AHB bus protocol M316 arm microprocessor data sheet lcd N7 SA2 Schottky schematic diagram sharp lcd 5819 TIME CLOCK CMOS RAM CONVERTER AMBA APB bus protocol express card T0 USB mmc-1