DDU-6-10
Abstract: DDU-6-12 DDU-6-16 DDU-6-20 DDU-6-30 DDU-6-35 DDU-6-40 DDU-6-45 DDU-6-50 DDU-6-60
Text: DATA DELAY DEVICES INC 53E D • 2b443fl2 000DS4b S ■ 7 Z' V 7 “ / 3 Digital Delay Units SERIES: DDU-6 T2L Interfaced, 5 Outputs 14 pin DIP Features: ■ ■ ■ ■ Low Cost. Completely interfaced for TTL. Low profile. Fits standard 14 pins DIP socket.
|
OCR Scan
|
PDF
|
2b443fl2
r-012
DDU-6-10
DDU-6-12
DDU-6-16
DDU-6-20
DDU-6-30
DDU-6-35
DDU-6-40
DDU-6-45
DDU-6-10
DDU-6-16
DDU-6-50
DDU-6-60
|
manchester
Abstract: manchester decoder T 1553 MAD-8783 MAE-8782
Text: BATA DELA Y D E V I C E S INC b3E D • 2b443fl2 □ □ □ □ ‘Ì70 ESfl ■ DDD 1553 Manchester Coders s e rie s : MAE-8782 Encoder MAD-8783 Decoder 20 mbaud Specifications: ■ Completely TTL buffered. ■ Operating temperature: 0“C to 70°C (-55*C to
|
OCR Scan
|
PDF
|
2b443fl2
MAE-8782
MAD-8783
MAE-8782
010-H
MAD-8783
100TYP
manchester
manchester decoder
T 1553
|
Untitled
Abstract: No abstract text available
Text: iasi Logic Digital Delay Units SERIES: 10 Taps 14 pins DIP TTL Interfaced DDU-7F deteyW data y » » devicesYinc. Features: • ■ ■ ■ ■ Test Conditions: Auto-insertable. Com pletely interfaced for TTL No external com ponents required P.C. board space econom y achieved
|
OCR Scan
|
PDF
|
DDU-7F-100ME5.
DDU-7F-10
DDU-7F-20
DDU-7F-25
DDU-7F-50
DDU-7F-100
DDU-7F-150
DDU-7F-200
DDU-7F-250
DDU-7F-300
|
PDU-13256F-1
Abstract: PDU-13256F-2 PDU-13256F-3 PDU-13256F-4 PDU-13256F-5 PDU-13256F-6 PDU-13256F-7 PDU-13256F-8 PDU-13256F-9
Text: Digitally Programmable data delayNo Delay Units SERIES: P D U -1 3256F . devices? _ _ . 8-Bit TTL Interfaced >«-. Test Conditions: Specifications: • Delay variation: Monotonic in one direction. ■ Input pulse-width: ■ Programmed delay tolerance: ±5% or
|
OCR Scan
|
PDF
|
pdu-i3256f
12nstyp.
PDU-13256F-
PDU-13256F-1
PDU-13256F-2
PDU-13256F-3
PDU-13256F-4
PDU-13256F-5
PDU-13256F-6
PDU-13256F-7
PDU-13256F-8
PDU-13256F-9
|
3D7303
Abstract: No abstract text available
Text: 3D7303 MONOLITHIC TRIPLE FIXED DELAY LINE SERIES 3D7303 data Gc^v) delay devices,vinc. FEATURES PACKAGES All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise
|
OCR Scan
|
PDF
|
3D7303
3D7303)
500ns
0C-70C)
14-pin
3D7303M
3D7303H
3D7303
|
mad85-10
Abstract: No abstract text available
Text: mchester Decoder SERIES: MAD-85 14 pins DIP TTL Interfaced data Vjga delay \q devices^mi e. Features: • TTL input & outputs. ■ 14 pins DIP. ■ Data Rates to 25 MB/S. ■ Self Syncronizing within one BIT time. A pp licatio n : ■ Local Area Network LAN interfaces.
|
OCR Scan
|
PDF
|
MAD-85
MAD-85-1
MAD-85-2
MAD-85-3
MAD-85-4
MAD-85-5
MAD-85-14
MAD-85-15
MAD-85-16
MAD-85-17
mad85-10
|
Untitled
Abstract: No abstract text available
Text: 3D7502 data delay devices;inc. MONOLITHIC MANCHESTER DECODER SERIES 3D7502 PACKAGES FEATURES All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise
|
OCR Scan
|
PDF
|
3D7502
3D7502)
3D7502-xxx
3D7502G-xxx
3D7502D-XXX
3D7502M-XXX
3D7502H-XXX
2b443fl2
|
Untitled
Abstract: No abstract text available
Text: 3D7010 data devices, . MONOLITHIC 10-TAP FIXED DELAY LINE SERIES 3D7010 PACKAGES FEATURES All-silicon, low-power CMOS technology* TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP package) Low ground bounce noise
|
OCR Scan
|
PDF
|
3D7010
10-TAP
3D7010)
500ns
0C-70C)
---2b443Ã
00G11Ã
|
3D7005
Abstract: 3D7005-25 3D7005-30 3D7005-35 74LS SOIC300mil
Text: DATA DELAY DEVICES INC b 3E D 5b443fl2 O Q D t n A b 354 DDD All Silicon Delay Line SERIES: 3D7005 5 Taps DESCRIPTION PIN DESCRIPTION The 3D7000* series delay line is a completely silicon delay line, which features unique circuits to compensate for temperature and power supply variations. It offers 5
|
OCR Scan
|
PDF
|
2b443flE
3D7005
3D7000*
74F04
3D7005-25
3D7005-30
3D7005-35
74LS
SOIC300mil
|
1T311
Abstract: 15F4
Text: data t o delayW devices;,.^ EFasf L o g ic Programmable Delay Units SERIES: PDU-15F 5 Bit TTL Interfaced Specifications: Features: Supply current: Icch = 70 • Propagation delay: Address to output (T su a ) = 7 ns typ. Enable to output (Tsue) = 6 ns typ.
|
OCR Scan
|
PDF
|
PDU-15F
PDU-15F-0
PDU-15F-1
PDU-15F-2
PDU-15F-3
PDU-15F-4
PDU-15F-5
PDU-15F-6
PDU-15F-8
PDU-15F-10
1T311
15F4
|
Untitled
Abstract: No abstract text available
Text: HCM OS — Logic Surface Mounted SERIES: SMD-99C Delay Line 5 Outputs • Designed for surface mounting. ■ Low profile .1 7 5 max. height. ■ Com pletely interfaced HCMOS. Specifications: ■ No. Taps: 5 equally spaced taps. Total delay tolerance: ± 5% or 2 ns whichever is greater.
|
OCR Scan
|
PDF
|
SMD-99C
C-5050
SMD-99C-5060
SMD-99C-5075
SMD-99C-5100
SMD-99C-5125
|
Untitled
Abstract: No abstract text available
Text: 3D7110 data QJO delay devices,!., MONOLITHIC 10-TAP FIXED DELAY LINE SERIES 3D7110 PACKAGES FEATURES All-silicon, low-power CMOS technology TTL/CMOS compatible inputs and outputs Vapor phase, IR and wave solderable Auto-insertable (DIP pkg.) Low ground bounce noise
|
OCR Scan
|
PDF
|
3D7110
10-TAP
3D7110)
0C-70C)
14-pin
16-pin
OUT10
|
PDU-1064H-1
Abstract: PDU-1064H-10 PDU-1064H-2 PDU-1064H-3 PDU-1064H-4 PDU-1064H-5 PDU-1064H-6 PDU-1064H-8 T-S00
Text: Digitally Programmable Dclsy Units series: PDU-1064H 9 6-Bit E C L Interfaced Features: Low propagation delay ln p u t& output ECL buffered 6-B IT ECL program m able delay line Output sam e polarity of input Com pletely interfaced C om pact& low profile
|
OCR Scan
|
PDF
|
06h4H
ECL-10KH
PDU-1064H-0
PDU-1064H-1
PDU-1064H-2
PDU-1064H-3
PDU-1064H-4
PDU-1064H-5
PDU-1064H-6
PDU-1064H-8
PDU-1064H-10
T-S00
|
Untitled
Abstract: No abstract text available
Text: data delay devices;me. zFast Logic Delayed Pulse Generator SERIES: T2L Interfaced 8 pin DIP DPG-41 Features: • ■ ■ ■ Low Cost. Completely interfaced for TTL. Low profile. Fits standard 8 pins DIP socket. Specifications: ■ ■ ■ ■ ■ ■ ■
|
OCR Scan
|
PDF
|
DPG-41
-500J
DPG-41-10-25M
DPG-41-(
|
|
Untitled
Abstract: No abstract text available
Text: daiaV^V ddayW devices;inc. H CM O S-Logic Digital Delay Units SERIES: 5 Outputs 14 pins DIP DDU-4C ; Features: • ■ ■ ■ ■ Completely interfaced for CMOS. No external components required. P.C. board space economy achieved. Low profile. Fits standard 14 pins DIP socket.
|
OCR Scan
|
PDF
|
4C-5050
DDU-4C-5060
DDU-4C-5075
DDU-4C-5100
DDU-4C-5125
DDU-4C-5150
DDU-4C-5175
DDU-4C-5200
DDU-4C-5250
DDU-4C-5300
|