Untitled
Abstract: No abstract text available
Text: VSP2101 VSP 210 1 CCD SIGNAL PROCESSOR For Digital Cameras TM FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling Black Level Clamping –2 to +34dB Gain Ranging High SNR: 53dB The VSP2101Y is a complete digital camera IC, providing signal conditioning and 10-bit analog-to-digital
|
Original
|
PDF
|
VSP2101
VSP2101Y
10-bit
27MHz
|
32LSB
Abstract: VSP2101 VSP2101Y
Text: VSP2101 VSP 210 1 CCD SIGNAL PROCESSOR For Digital Cameras TM FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling Black Level Clamping –2 to +34dB Gain Ranging High SNR: 53dB The VSP2101Y is a complete digital camera IC, providing signal conditioning and 10-bit analog-to-digital
|
Original
|
PDF
|
VSP2101
VSP2101Y
10-bit
27MHz
32LSB
VSP2101
|
Untitled
Abstract: No abstract text available
Text: ADS62C17 www.ti.com . SLAS631A – APRIL 2009 – REVISED JULY 2009 Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost
|
Original
|
PDF
|
ADS62C17
SLAS631A
11-bit
|
32LSB
Abstract: LQFP-48 VSP2210 VSP2210Y
Text: VSP2210 VSP 221 For most current data sheet and other product information, visit www.burr-brown.com CCD SIGNAL PROCESSOR For Digital Cameras FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping
|
Original
|
PDF
|
VSP2210
VSP2210
32LSB
LQFP-48
VSP2210Y
|
AZ4149
Abstract: ADS4126 ADS4129 ADS4146 ADS4149 ADS41B49 QFN-48
Text: ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483D – NOVEMBER 2009 – REVISED APRIL 2010 14-/12-Bit, 160/250MSPS, Ultralow-Power ADC Check for Samples: ADS4126, ADS4129, ADS4146, ADS4149 FEATURES • • 1 • • 23 • • • • Maximum Sample Rate: 250MSPS
|
Original
|
PDF
|
ADS4126,
ADS4129
ADS4146,
ADS4149
SBAS483D
14-/12-Bit,
160/250MSPS,
ADS4129,
AZ4149
ADS4126
ADS4129
ADS4146
ADS4149
ADS41B49
QFN-48
|
diode smd N7
Abstract: smd k7 diode CCD SMD CXD3406GA ICX252 ICX262 1c3h smd code schmitt A8 smd Diode 1430
Text: CXD3406GA Timing Generator and Signal Processor for Frame Readout CCD Image Sensor Description The CXD3406GA is a timing generator and CCD signal processor IC for the ICX252/262 CCD image sensor. Features • Timing generator functions • Horizontal drive frequency 12 to 18MHz
|
Original
|
PDF
|
CXD3406GA
CXD3406GA
ICX252/262
18MHz
36MHz)
10-bit
96PIN
10MAX
LFLGA-96P-051
P-LFLGA96-12
diode smd N7
smd k7 diode
CCD SMD
ICX252
ICX262
1c3h
smd code schmitt A8
smd Diode 1430
|
Untitled
Abstract: No abstract text available
Text: ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 12-/14-Bit, 160/250MSPS, Ultralow-Power ADC Check for Samples: ADS4126, ADS4129, ADS4146, ADS4149 FEATURES DESCRIPTION • • The ADS412x/4x are a family of 12-bit/14-bit
|
Original
|
PDF
|
ADS4126,
ADS4129
ADS4146,
ADS4149
SBAS483G
12-/14-Bit,
160/250MSPS,
ADS4129,
|
Atmel sam3x smc sram
Abstract: No abstract text available
Text: Features • Core • • • • • • • – ARM Cortex®-M4 with a 2 Kbytes cache running at up to 120 MHz – Memory Protection Unit MPU – DSP Instruction Set – Thumb®-2 instruction set Pin-to-pin compatible with SAM3N, SAM3S products (64- and 100- pin versions) and
|
Original
|
PDF
|
64-pin
11100Bâ
31-Jul-12
Atmel sam3x smc sram
|
Untitled
Abstract: No abstract text available
Text: VSP2210 VSP 221 For most current data sheet and other product information, visit www.burr-brown.com CCD SIGNAL PROCESSOR For Digital Cameras FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping
|
Original
|
PDF
|
VSP2210
10-BIT
20MHz
VSP2210
|
philips lcd 15.4 pinout
Abstract: mbus master broadcom switch D14290 lt 8219 CQ 523
Text: MSC8154 Reference Manual Quad Core Digital Signal Processor MSC8154RM Rev 0, September 2010 How to Reach Us: Home Page: www.freescale.com Web Support: http://www.freescale.com/support USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516
|
Original
|
PDF
|
MSC8154
MSC8154RM
EL516
philips lcd 15.4 pinout
mbus master
broadcom switch
D14290
lt 8219
CQ 523
|
Untitled
Abstract: No abstract text available
Text: VSP2210 VSP 221 For most current data sheet and other product information, visit www.burr-brown.com CCD SIGNAL PROCESSOR For Digital Cameras FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping
|
Original
|
PDF
|
VSP2210
10-BIT
20MHz
VSP2210
szza046
|
32LSB
Abstract: DEM-VSP2260Y LQFP-48 VSP2260 VSP2260Y
Text: VSP2260 VSP 226 www.ti.com CCD SIGNAL PROCESSOR for DIGITAL CAMERAS FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping ● PROGRAMMABLE GAIN AMPLIFIER (PGA): –6dB to +42dB Gain Ranging ● 10-BIT DIGITAL DATA OUTPUT:
|
Original
|
PDF
|
VSP2260
10-BIT
20MHz
VSP2260
32LSB
DEM-VSP2260Y
LQFP-48
VSP2260Y
|
CCD SMD diode
Abstract: 1c3h CCD SMD SMD CODE N8 CXD3410GA ICX202 ICX224 ICX232 ICX284 smd diode code g3
Text: CXD3410GA Timing Generator and Signal Processor for Frame Readout CCD Image Sensor Description The CXD3410GA is a timing generator and CCD signal processor IC for the ICX202/232, ICX224/284 CCD image sensor. Features • Timing generator functions • Horizontal drive frequency 12 to 18MHz
|
Original
|
PDF
|
CXD3410GA
CXD3410GA
ICX202/232,
ICX224/284
18MHz
36MHz)
10-bit
96PIN
10MAX
LFLGA-96P-051
CCD SMD diode
1c3h
CCD SMD
SMD CODE N8
ICX202
ICX224
ICX232
ICX284
smd diode code g3
|
lpddr2
Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
Text: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words
|
Original
|
PDF
|
2010Altera
lpddr2
lpddr2 datasheet
lpddr2 phy
lpddr2 DQ calibration
Datasheet LPDDR2 SDRAM
DDR3L
"Stratix IV" Package layout footprint
HSUL-12
lpddr2 tutorial
Verilog code of 1-bit full subtractor
|
|
|
Untitled
Abstract: No abstract text available
Text: SAM4CP16B Atmel │SMART Power Line Communications Device DATASHEET Description The SAM4CP series belongs to Atmel │SMART energy portfolio. It is based on SAM4C, a high performance 32-bit, dual core ARM® Cortex®-M4 RISC processor embedding a PRIME PLC [Power Line Communication] modem. The cores are able to operate at a maximum speed
|
Original
|
PDF
|
SAM4CP16B
32-bit,
|
Untitled
Abstract: No abstract text available
Text: ADS62C17 www.ti.com . SLAS631A – APRIL 2009 – REVISED JULY 2009 Dual Channel 11 Bit, 200 MSPS ADC With SNRBoost
|
Original
|
PDF
|
ADS62C17
SLAS631A
11-bit
|
MARKING 2KC transistor
Abstract: DEM-VSP2260Y LQFP-48 VSP2260 VSP2260Y cpldm
Text: VSP2260 VSP 226 www.ti.com CCD SIGNAL PROCESSOR for DIGITAL CAMERAS FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping ● PROGRAMMABLE GAIN AMPLIFIER (PGA): –6dB to +42dB Gain Ranging ● 10-BIT DIGITAL DATA OUTPUT:
|
Original
|
PDF
|
VSP2260
10-BIT
20MHz
VSP2260
MARKING 2KC transistor
DEM-VSP2260Y
LQFP-48
VSP2260Y
cpldm
|
DEM-VSP2260Y
Abstract: LQFP-48 VSP2260 VSP2260Y
Text: VSP2260 VSP 226 www.ti.com CCD SIGNAL PROCESSOR for DIGITAL CAMERAS FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping ● PROGRAMMABLE GAIN AMPLIFIER (PGA): –6dB to +42dB Gain Ranging The VSP2260 is a complete mixed-signal processing
|
Original
|
PDF
|
VSP2260
VSP2260
DEM-VSP2260Y
LQFP-48
VSP2260Y
|
DEM-VSP2262Y
Abstract: LQFP-48 VSP2260 VSP2262 VSP2262Y
Text: VSP2262 VSP 226 2 www.ti.com CCD SIGNAL PROCESSOR for DIGITAL CAMERAS FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping ● PROGRAMMABLE GAIN AMPLIFIER (PGA): –6dB to +42dB Gain Ranging The VSP2262 is a complete mixed-signal processing
|
Original
|
PDF
|
VSP2262
VSP2262
DEM-VSP2262Y
LQFP-48
VSP2260
VSP2262Y
|
DEM-VSP2260Y
Abstract: LQFP-48 VSP2260 VSP2260Y
Text: VSP2260 VSP 226 www.ti.com CCD SIGNAL PROCESSOR for DIGITAL CAMERAS FEATURES DESCRIPTION ● CCD SIGNAL PROCESSING: Correlated Double Sampling CDS Programmable Black Level Clamping ● PROGRAMMABLE GAIN AMPLIFIER (PGA): –6dB to +42dB Gain Ranging The VSP2260 is a complete mixed-signal processing
|
Original
|
PDF
|
VSP2260
VSP2260
DEM-VSP2260Y
LQFP-48
VSP2260Y
|
KF35-F1152
Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
Text: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
ad376
Abstract: No abstract text available
Text: ANALOG DEVICES □ FEATURES Com plete 16-Bit Converter W ith Reference and Clock ±0.003% M axim um Nonlinearity No Missing Codes to 14 Bits Over Tem perature Fast Conversion - 15|ts 14 Bit Short Cycle Capability Parallel Outputs Low Power: HOOm'W Typical
|
OCR Scan
|
PDF
|
16-Bit
AD376
AD376
MIL-STD-883
32-pin
port10
AD389KD
|
Untitled
Abstract: No abstract text available
Text: B U R R -B R O W N I VSP2000 1 wewwoooaa CCD SIGNAL PROCESSOR FOR DIGITAL CAMERAS • ¿ « s ' FEATURES DESCRIPTION • CCD SIGNAL PROCESSING Correlated Double Sampling Black Level Clamping 0 to +34dB Gain Ranging High SNR: 53dB The VSP2000 is a complete digital camera IC, provid
|
OCR Scan
|
PDF
|
VSP2000
10-BIT
18MHz
150mW
VSP2000
C17--
USP2000
|
Untitled
Abstract: No abstract text available
Text: JUL 9 1991 HI-774 M A R R IS S E M I C O N D U C T O R fyis, Complete 12-Bit A/D Converter with Microprocessor Interface May 1992 Features Description • Com plete 12-Bit A/D Converter with Reference and Clock The HI-774 is a complete 12-bit Analog-to-Digital Converter,
|
OCR Scan
|
PDF
|
HI-774
12-Bit
HI-774
|
