marking code vey
Abstract: No abstract text available
Text: ASM3P623S00B/E Timing-Safe Peak EMI Reduction IC Safe™ clock. ASM3P623S00E accepts one reference input and drives out eight low-skew Timing-Safe™clocks. General Features Clock distribution with Timing-Safe™ Peak EMI Reduction ASM3P623S00B/E has an SS% that selects 2 different
|
Original
|
PDF
|
ASM3P623S00B/E
20MHz
50MHz
ASM3P623S00B:
ASM3P623S00E
marking code vey
|
Untitled
Abstract: No abstract text available
Text: ASM3P623S00B/C/J/E/F/K May 2007 rev 0.4 Timing-Safe Peak EMI reduction IC General Features • ASM3P623S00B/C/J is the eight-pin version and accepts Clock distribution with Timing-Safe™ Peak EMI Reduction Input frequency range: 20MHz - 50MHz • one reference input and drives out one low-skew clock.
|
Original
|
PDF
|
ASM3P623S00B/C/J/E/F/K
20MHz
50MHz
250pS
700pS
ASM3P623S00B/C/J
ASM3P623S00E/F/K
|
3P623
Abstract: 3P623S00BG ST TSSOP Marking
Text: ASM3P623S00A/B/C/D/E/F July 2005 rev 1.0 Zero Cycle Slip Peak EMI reduction IC General Features All parts have on-chip PLLs that lock to an input clock on Input frequency range: 20MHz - 50MHz. Zero input - output propagation delay. Low-skew outputs.
|
Original
|
PDF
|
ASM3P623S00A/B/C/D/E/F
20MHz
50MHz.
ASM3P623S00D/E/F
250pS.
700pS.
200pS
16pin,
150mil
ASM3P623S00D/E/F)
3P623
3P623S00BG
ST TSSOP Marking
|
3I623S00BG
Abstract: IC 290 8pin
Text: ASM3P623S00A/B/C/D/E/F July 2005 rev 1.0 Zero Cycle Slip Peak EMI reduction IC General Features reference input and drives out one low-skew clock. 32 MHz Input frequency. Zero input - output propagation delay. Low-skew outputs. All parts have on-chip PLLs that lock to an input clock on
|
Original
|
PDF
|
ASM3P623S00A/B/C/D/E/F
ASM3P623S00D/E/F
700pS.
200pS
3I623S00BG
IC 290 8pin
|
Untitled
Abstract: No abstract text available
Text: ASM3P623S00B/C/J/E/F/K March 2007 rev 0.3 Timing-Safe Peak EMI reduction IC General Features • one reference input and drives out one low-skew clock. • Clock distribution with Timing-Safe™ Peak EMI Reduction Input frequency range: 20MHz - 50MHz the CLKIN pin. The PLL feedback is on-chip and is
|
Original
|
PDF
|
ASM3P623S00B/C/J/E/F/K
20MHz
50MHz
250pS
700pS
ASM3P623S00E/F/K
700pS.
|
3P623
Abstract: 3P623S00BG
Text: ASM3P623S00B/E May 2008 rev 0.5 Timing-Safe Peak EMI reduction IC Safe™ clock. ASM3P623S00E accepts one reference input General Features • and drives out eight low-skew Timing-Safe™clocks. Clock distribution with Timing-Safe™ Peak EMI Reduction
|
Original
|
PDF
|
ASM3P623S00B/E
ASM3P623S00E
ASM3P623S00B/E
20MHz
50MHz
3P623
3P623S00BG
|