DSC5002
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBTTM SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features u 256K x 36, 512K x 18 memory configurations u Supports high performance system speed - 200 MHz Address and control signals are applied to the SRAM during one
|
Original
|
PDF
|
IDT71T65612/5812
IDT71T65612/5812
BG119
BQ165
x4033
DSC5002
|
Untitled
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Description Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65602 IDT71T65802 The 71T65602/5802 are 2.5V high-speed 9,437,184-bit
|
Original
|
PDF
|
133MHz
100MHz
200MHz
x4033
|
EPM5128LC
Abstract: IDT CYPRESS CROSS REFERENCE clocks epm5064lc-1 EPM5128LC-1 EPM5064LC EPM5128LC-2 EPM5128GI EPM5128JC-1 8464c 5962-8871309
Text: Product Line Cross Reference CYPRESS CYPRESS CYPRESS CYPRESS CYPRESS CY2148-35C CY21L48-35C CY7C168A-35C CY7C168A-25C 5962-8871309XX 5962-89839112X CY2148-35C CY7C148-35C CY7C168A-45M CY7C168A-35M+ 5962-8871310RX 5962-8983913RX CY2148-35M CY7C148-35M CY7C169A-35C
|
Original
|
PDF
|
CY2148-35C
CY21L48-35C
CY7C168A-35C
CY7C168A-25C
5962-8871309XX
5962-89839112X
CY7C148-35C
CY7C168A-45M
CY7C168A-35M+
EPM5128LC
IDT CYPRESS CROSS REFERENCE clocks
epm5064lc-1
EPM5128LC-1
EPM5064LC
EPM5128LC-2
EPM5128GI
EPM5128JC-1
8464c
5962-8871309
|
DSC-5002
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBTTM SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65612 IDT71T65812 Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it
|
Original
|
PDF
|
IDT71T65612
IDT71T65812
133MHz
100MHz
x4033
DSC-5002
|
DSC-5002
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs Smart ZBTTM Feature 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T656 IDT71T658 Description 256K x 36, 512K x 18 memory configurations
|
Original
|
PDF
|
IDT71T656
IDT71T658
166MHz
x4033
DSC-5002
|
IDT71T65802
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65602 IDT71T65802 Description 256K x 36, 512K x 18 memory configurations Supports high performance system speed - 150 MHz
|
Original
|
PDF
|
IDT71T65602
IDT71T65802
BG119
BQ165
x4033
IDT71T65802
|
Untitled
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBTTM SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65612 IDT71T65812 Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it
|
Original
|
PDF
|
IDT71T65612
IDT71T65812
IDT71T65612/5812
IDT71T65612/5812
BG119
BQ165
x4033
|
Untitled
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Description Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65602 IDT71T65802 The 71T65602/5802 are 2.5V high-speed 9,437,184-bit
|
Original
|
PDF
|
IDT71T65602
IDT71T65802
256Kx36
512Kx18
IDT71T65602,
IDT71T65802,
71T656
71T658
|
73 5302
Abstract: IDT71T65802
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features u 256K x 36, 512K x 18 memory configurations u Supports high performance system speed - 150 MHz u u u u u u u u u u u Preliminary 71T65602 IDT71T65802 Description
|
Original
|
PDF
|
IDT71T65602
IDT71T65802
IDT71T65602/5802
184-bit
BG119
BQ165
73 5302
IDT71T65802
|
DSC5002
Abstract: SMART ASIC bga
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBT SRAMs Smart ZBTTM Feature 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T656 IDT71T658 Description 256K x 36, 512K x 18 memory configurations
|
Original
|
PDF
|
IDT71T656
IDT71T658
166MHz
133MHz
100MHz
x4033
DSC5002
SMART ASIC bga
|
EPM5128LC
Abstract: EPM5128GC epm5064lc-1 EPM5128LC1 59628867809r 5962-8984106LX EPM5128GI 7C19945DMB EPM5130GC-1 5962-8867812rx
Text: Product Line Cross Reference CYPRESS CYPRESS CYPRESS CYPRESS CYPRESS 5962-8753903LX 5962-8753902LX CY21L49-55C CY21L49-45C CY7C281 CY7C281A 5962-8863701LX 5962-8753902LX CY6116A-45C CY6116A-35C CY7C286 CY27H512 5962-8867003LX 5962-8867002LX CY6116A-55C CY6116A-45C
|
Original
|
PDF
|
5962-8753903LX
5962-8863701LX
5962-8867003LX
5962-8867809RX
5962-8867809XX
5962-8867810RX
5962-8867811RX
5962-8867812RX
5962-8871309RX
5962-8871310RX
EPM5128LC
EPM5128GC
epm5064lc-1
EPM5128LC1
59628867809r
5962-8984106LX
EPM5128GI
7C19945DMB
EPM5130GC-1
|
DSC-5002
Abstract: No abstract text available
Text: 256K x 36, 512K x 18 2.5V Synchronous ZBTTM SRAMs 2.5V I/O, Burst Counter Pipelined Outputs Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Preliminary 71T65612 IDT71T65812 Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it
|
Original
|
PDF
|
IDT71T65612
IDT71T65812
IDT71T65612/5812
IDT71T65612/5812
BG119
BQ165
x4033
DSC-5002
|