Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F114SC Search Results

    SF Impression Pixel

    74F114SC Price and Stock

    Rochester Electronics LLC 74F114SCX

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F114SCX Bulk 2,049
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.15
    		Buy Now

    Fairchild Semiconductor Corporation 74F114SC

    J-K Flip-Flop, F/FAST Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74F114SC 3,698 1
    • 1 $0.065
    • 10 $0.065
    • 100 $0.0611
    • 1000 $0.0553
    • 10000 $0.0553
    		Buy Now

    Fairchild Semiconductor Corporation 74F114SCX

    J-K Flip-Flop, F/FAST Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO14 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics 74F114SCX 5,349 1
    • 1 $0.1408
    • 10 $0.1408
    • 100 $0.1324
    • 1000 $0.1197
    • 10000 $0.1197
    		Buy Now

    74F114SC Datasheets (4)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F114SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears Original PDF
    74F114SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F114SCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop w/Common Clocks and Clears Original PDF

    74F114SC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TTL 1-of-8 encoder

    Abstract: 74LS 2-input OR gate 74LS series logic gates 3 input nand gate 74LS series logic gates 3 input or gate 74F374SC
    Text: 1/2 TTL LOGIC 74F SERIES 74F SERIES • 74F: EXCELLENT SPEED/POWER CONSUMPTION COMBINATION Part Number Description SQP £ ea. Gates & Inverters 74F00SC Quad 2-Input NAND Gate 74F02SC Quad 2-Input NOR Gate 74F04SC Hex Inverter 74F08SC Quad 2-Input AND Gate


    Original     		PDF 74F164ASC 74F194SC 74F299SC 74F350SC 74F378SC 74F379SC 74F398SC 74F399SC 74F675ASC 74F676SC TTL 1-of-8 encoder 74LS 2-input OR gate 74LS series logic gates 3 input nand gate 74LS series logic gates 3 input or gate 74F374SC

    jk flip flop

    Abstract: 74F114 74F114PC 74F114SC C1995 F114 M14A N14A
    Text: 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with common Clock and Clear inputs Synchronous state changes are initiated by the falling edge of the clock Triggering occurs at a voltage level of the clock and is not directly related


    Original     		PDF 74F114 jk flip flop 74F114 74F114PC 74F114SC C1995 F114 M14A N14A

    74F114

    Abstract: 74F114PC 74F114SC M14A MS-001 N14A
    Text: Revised August 1999 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not


    Original     		PDF 74F114 74F114 74F114PC 74F114SC M14A MS-001 N14A

    74F114

    Abstract: 74F114PC 74F114SC F114 M14A N14A
    Text: 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at


    Original     		PDF 74F114 74F114 74F114PC 74F114SC F114 M14A N14A

    Untitled

    Abstract: No abstract text available
    Text: National Semiconductor 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: p P r iM 9 H 8 ! ! iQ Q Q Revised A ugust 1999 EMICONDUCTGRTM 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description S im ultaneous LO W signals on S q and C q force both Q and The 74F114 contains tw o high-speed JK flip-flops with


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: August 1995 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The ’F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114

    Untitled

    Abstract: No abstract text available
    Text: National Semiconductor 74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears General Description The 'F114 contains two high-speed JK flip-flops with com­ mon Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering oc­


    OCR Scan     		PDF 74F114