Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    784MBPS Search Results

    784MBPS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254GUW No.13057EBT10 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU8254GUW 13057EBT10 150MHz 35bits 30bits 784Mbps 112MHz. R1102A

    dual pixel lvds

    Abstract: CMOS QXGA
    Text: DS90C387A,DS90CF388A DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link Literature Number: SNLS065D DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between


    Original     		PDF DS90C387A DS90CF388A DS90C387A/DS90CF388A SNLS065D 24-bit 112MHz, 784Mbps, dual pixel lvds CMOS QXGA

    Untitled

    Abstract: No abstract text available
    Text: THC63LVD104S _Rev.2.1_E THC63LVD104S 112MHz 30Bits Color LVDS Receiver General Description Features The THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104S converts the LVDS data streams back


    Original     		PDF THC63LVD104S 112MHz 30Bits THC63LVD104S 35bits 112MHz, 784Mbps

    vt-220

    Abstract: BU90R104 RC06
    Text: BU90R104 LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU90R104 No.11057EBT09 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operates from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF BU90R104 35bit 11057EBT09 150MHz 35bits 30bits 112MHz. R1120A vt-220 BU90R104 RC06

    855GME

    Abstract: 2048x1536 1400X1050 852GM 855GM ATA100 CK-408 inverter str 6552 philips crt BD 4913
    Text: R Intel 855GM/855GME Chipset Graphics and Memory Controller Hub GMCH Datasheet September 2003 Order Number: 252615-002 R Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF 855GM/855GME 852GM 855GM 855GME 2048x1536 1400X1050 ATA100 CK-408 inverter str 6552 philips crt BD 4913

    THC63LVD104c

    Abstract: THC63LVD104A THC63LVD104 Thine 784-Mbps THC63LVDF64x lvds to NTSC
    Text: THC63LVD104C_Rev.1.10_E THC63LVD104C 112MHz 30Bits COLOR LVDS Receiver General Description Features The THC63LVD104C receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104C converts the LVDS data streams back


    Original     		PDF THC63LVD104C THC63LVD104C 112MHz 30Bits 35bits 112MHz, 784Mbps THC63LVD104A THC63LVD104 Thine 784-Mbps THC63LVDF64x lvds to NTSC

    HSYNC, VSYNC, DE

    Abstract: AN-1059 DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A 101-32016 101-32013 CMOS QXGA
    Text: DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits Dual Pixel 24-bit color of


    Original     		PDF DS90C387A/DS90CF388A DS90C387A/DS90CF388A 24-bit 112MHz, 784Mbps, CSP-9-111S2. HSYNC, VSYNC, DE AN-1059 DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A 101-32016 101-32013 CMOS QXGA

    720P

    Abstract: BU8254KVT BU8255KVT TQFP64V HSYNC, VSYNC, DE TD262
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number


    Original     		PDF 35bit BU8254KVT 150MHz 35bits 30bits 784Mbps 112MHz. TQFP64V 1000pcs 08T240A 720P BU8254KVT BU8255KVT TQFP64V HSYNC, VSYNC, DE TD262

    THC63LVD824A

    Abstract: 824A 16 PIN TTL parallel to vga THC63LVD824 THC63LVDF84B
    Text: THC63LVD824A _Rev1.10_E THC63LVD824A Single 112MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824A receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824A 112MHz 170MHz) THC63LVD824A 48bits 112MHz, 784Mbps 824A 16 PIN TTL parallel to vga THC63LVD824 THC63LVDF84B

    THC63LVD824A

    Abstract: THC63LVD824 THC63LVDF84B HSYNC, VSYNC, DE, input, output
    Text: THC63LVD824A _Rev1.00_E THC63LVD824A Single 112MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824A receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824A 112MHz 170MHz) THC63LVD824A 48bits 112MHz, 784Mbps THC63LVD824 THC63LVDF84B HSYNC, VSYNC, DE, input, output

    rc5 ic application control system

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU90R104 No.11057EAT09 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operates from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU90R104 11057EAT09 150MHz 35bits 30bits 112MHz. R1120A rc5 ic application control system

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU90R104 No.11057EBT09 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operates from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU90R104 11057EBT09 150MHz 35bits 30bits 112MHz. R1120A

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number


    Original     		PDF 35bit BU8254KVT 150MHz 35bits 30bits 784Mbps 112MHz. R1010A

    RD-06

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU8255KVT ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number


    Original     		PDF 35bit BU8255KVT 150MHz 35bits 30bits 112MHz. 1080i RD-06

    THC63LVD104A

    Abstract: THC63LVD104S THC63LVD104 thine electronic
    Text: THC63LVD104S Rev.1.0 THC63LVD104S 112MHz 30Bits Color LVDS Receiver General Description Features The THC63LVD104S receiver is designed to support pixel data transmission between Host and Flat Panel Display from NTSC up to SXGA resolutions. The THC63LVD104S converts the LVDS data streams back


    Original     		PDF THC63LVD104S THC63LVD104S 112MHz 30Bits 35bits 112MHz, 784Mbps THC63LVD104A THC63LVD104 thine electronic

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254GUW No.13057EBT10 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU8254GUW 13057EBT10 150MHz 35bits 30bits 784Mbps 112MHz.

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU90R104 No.13057ECT09 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operates from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU90R104 13057ECT09 150MHz 35bits 30bits 112MHz. R1102A

    BGA559

    Abstract: JTAG xdp CONNECTOR Clock Generator intel atom n450 n450 atom processor l atom n450 pin configuration
    Text: Intel Atom Processor N400 Series Datasheet - Volume 1 This is volume 1 of 2. Refer to Document Ref# 322848 for Volume 2. April 2010 Revision 002 Document Number: 322847-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,


    Original     		PDF

    8254GUW

    Abstract: No abstract text available
    Text: BU8254GUW LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254GUW No.12057EAT10 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF BU8254GUW 35bit 12057EAT10 150MHz 35bits 30bits 784Mbps 112MHz. R1120A 8254GUW

    720P

    Abstract: BU8254KVT BU8255KVT TQFP64V DIODE MARK G7 RC06
    Text: LVDS Interface ICs 35bit LVDS Receiver 5:35 DeSerializer BU8255KVT ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number


    Original     		PDF 35bit BU8255KVT 150MHz 35bits 30bits 112MHz. 1080i TQFP64V 1000pcs 08T238A 720P BU8254KVT BU8255KVT TQFP64V DIODE MARK G7 RC06

    Untitled

    Abstract: No abstract text available
    Text: Datasheet LVDS Interface LSI 35bit LVDS Receiver 5:35 DeSerializer BU90R104 ●General Description The BU90R104 receiver operates from 8MHz to 112MHz wide clock range. The BU90R104 converts the LVDS serial data streams back into 35bits of LVCMOS parallel data.


    Original     		PDF 35bit BU90R104 BU90R104 112MHz 35bits TQFP64V

    HTC Korea

    Abstract: 82801DBM 852GM 852GMV ATA100 252407 vertex m1 intel 94 732-pin
    Text: R Intel 852GM/852GMV Chipset Graphics and Memory Controller Hub GMCH Datasheet February 2004 Order Number: 252407-003 R Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF 852GM/852GMV 852GM852GMV HTC Korea 82801DBM 852GM 852GMV ATA100 252407 vertex m1 intel 94 732-pin

    Untitled

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number


    Original     		PDF 35bit BU8254KVT 150MHz 35bits 30bits 784Mbps 112MHz.

    HSYNC, VSYNC, DE

    Abstract: No abstract text available
    Text: LVDS Interface ICs 35bit LVDS Transmitter 35:5 Serializer BU8254KVT No.12057EAT06 ●Description LVDS Interface IC of ROHM "Serializer" "Deserializer" operate from 8MHz to 150MHz wide clock range, and number of bits range is from 35 to 70. Data is transmitted seven times 7X stream and reduce cable number by 3(1/3) or less. The


    Original     		PDF 35bit BU8254KVT 12057EAT06 150MHz 35bits 30bits 784Mbps 112MHz. R1120A HSYNC, VSYNC, DE