7C601A Search Results

7C601A Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
CY7C601 Abstract: CY7C600 7C600 CY7C157A Text: • - ^ SEMICONDUCTOR Introduction to RISC and com piler design. A t each step, com puter architects must ask: to what extent does a feature improve o r degrade perform ance and is it w orth the cost of im plem entation? Each additional feature, no m atter how useful it is in an isolated instance, makes all others p er	OCR Scan	CY7C600 7C600 64-kbyte 32-byte CY7C604A 16-bit CY7C601 CY7C157A	PDF
Untitled Abstract: No abstract text available Text: CYPRESS MbE D SEMICONDUCTOR ^ asa-Ttta oao74t.i T - M i- n - 3 8 CYPRESS SEMICONDUCTOR • Reduced Instruction Set Computer RISC Architecture — Simple format instructions — M ost instructions execute in a single cycle • Very high performance — 25-, 33-, and 40-MHz clock speeds	OCR Scan	oao74t 40-MHz 32-bit CY7C601A 207-pin CY7C601 CY7C601Achip,	PDF
CY7C601 Abstract: CY7C601A bicc CY7C602A WORD11 Text: 7C601A CYPRESS SEMICONDUCTOR Features • Reduced Instruction Set Computer RISC Architecture — Simple format instructions — Most instructions execute in a single cycle • Very high performance — 25-, 33*, and 40-MHz clock speeds yield 18,24, and 29 MIPS sustained	OCR Scan	CY7C601A 32-Bit 40-MHz CY7C601 38-R-10001-A bicc CY7C602A WORD11	PDF
CY7C601 Abstract: No abstract text available Text: " ^ ^ 5 jF CY7C604A _ - _ - . - - - • - Cache Controller and Memory Management Unit CYPRESS — SEMICONDUCTOR Features • Fully conforms to the SPARC Reference Memory M anagement Unit M M U Architecture • Hardware table walk Description	OCR Scan	CY7C604A 7C604A 7C601A 7C157A 16-Kbyte 64-Kbyte, CY7C601	PDF
TAG scr Selection Guide Abstract: CY7C604 Text: CYPRESS SEMICONDUCTOR 4bE D m asa^bbs 0007475 1 ^ 5 3 - - 3 3 - a .S T CYPRESS SEMICONDUCTOR • Fully conforms to the SPARC Refer ence Memory Management Unit MMU Architecture • Support for virtual memory • Supports context snitching — 4096 contexts for TLB entries	OCR Scan	256-Kbyte, 16-Mbyte, CY7CG04 CY7C604A TAG scr Selection Guide CY7C604	PDF
Cy7C601 Abstract: D6336 7C605 Text: CY7C605A r ^ p p rc c SEMICONDUCTOR Features • M ultiprocessing support • Pin-compatible with CY7C604A • Cache coherency protocol modeled af ter IEEE Futurebus • Separate virtual and physical cache tag memories — Each cache tag memory holds 2048	OCR Scan	CY7C604A 32-bit 36-bit 32-byte CY7C605A 7C605A 7C601 Cy7C601 D6336 7C605	PDF
CY7C611 Abstract: No abstract text available Text: CY7C611A CYPRESS SEMICONDUCTOR Features • SPARC processor optimized for em bedded control applications 32-Bit RISC Controller 136 32-bit registers — Eight overlapping windows o f 24 registers each — Dividing registers into seperate register banks allows fast context	OCR Scan	CY7C611A 40-ns 240-ns 32-bit 24-bit 7C611A CY7C611	PDF
7C602 Abstract: CY7C601 Text: CY7C602A CYPRESS SEMICONDUCTOR Features • Direct interface to CY7C601 integer unit • Direct interface to CY7C157 Cache Storage Unit CSU • FullcompliancewithANSI/IEEE-754 standard for binary floating-point arithmetic • Supports single and double precision	OCR Scan	CY7C602A CY7C601 CY7C157 FullcompliancewithANSI/IEEE-754 64-bit 32-bit 144-pin 7C602	PDF
cy7c611 Abstract: CY7C602A asi cypress CY7C157A CY7C611A 38R1 Text: CY7C611A CYPRESS SEMICONDUCTOR Features • SPARC CD processor optimized for em bedded control applications • Reduced Instruction Set Computer RISC architecture — Simple format instructions — M ost instructions execute in a single cycle • Very high performance	OCR Scan	CY7C611A 32-Bit 40-ns 240-ns 24-bit 38-R-10003-A CY7C611 CY7C602A asi cypress CY7C157A 38R1	PDF
CY7C601 Abstract: cccv Text: 7C601A r ^ y p p r c c • — 32-Bit RISC Processor SEMICONDUCTOR — R egisters can be u sed a s e ight w in dows o f 24 registers each for low pro ced u re overhead Features • Reduced In stru c tio n Set C om puter R ISC A rchitecture — Sim ple fo rm at in stru ctio n s	OCR Scan	CY7C601A 32-bit 207-pin CY7C601 cccv	PDF
CY7C157A Abstract: No abstract text available Text: 7C601A CYPRESS SEMICONDUCTOR 32-Bit RISC Processor — Registers can be used as eight win dows of 24 registers each for low procedure overhead — Registers can also be used as regis ter banks for fast context switching Features • Reduced Instruction Set Computer	OCR Scan	CY7C601A 40-MHz 32-bit 207-pin CY7C601 CY7C601Achip. CY7C157A	PDF
CY7C601 Abstract: No abstract text available Text: CYPRESS SEMICONDUCTOR 4LE » a s a ^ b L S - \2 .- 5 CYPRESS SEMICONDUCTOR Direct interface to CY7C601 integer unit Dircct interface to CY7C157 Caciie Storage Unit CSU Full compliance with ANSI/IEEE-754 standard for binary floating-point arithm etic Supports single and double precision	OCR Scan	CY7C602A CY7C601 CY7C157 ANSI/IEEE-754 64-bit 32-bit	PDF
Cy7C601 Abstract: STD-745-1985 cy7c601a Text: CY7C602A CYPRESS SEMICONDUCTOR Features • Direct interface to CY7C601 integer unit • Direct interface to CY7C157 Cache Storage Unit CSU • Full compliance with ANSI/IEEE-754 standard for binary floating-point arithmetic • Supports single and double precision	OCR Scan	CY7C602A CY7C601 CY7C157 ANSI/IEEE-754 64-bit 32-bit 144-pin CY7C602A STD-745-1985 cy7c601a	PDF
CY7C157A Abstract: No abstract text available Text: CY7C611A CYPRESS SEMICONDUCTOR Features • SPARC processor optimized for em bedded control applications 32-Bit RISC Controller — Privileged instructions • 136 32-bit registers — Eight overlapping windows o f 24 registers each • Artificial intelligence support	OCR Scan	CY7C611A 40-ns 240-ns 32-bit 24-bit 7C611A CY7C61 CY7C157A	PDF